


ADL945HD

Manual

rev. 1.3



Contents

| | | |
|-------|-------------------------------------|----|
| 0 | Document History | 5 |
| 1 | Introduction | 6 |
| 1.1 | Important Notes | 6 |
| 1.2 | Technical Support | 6 |
| 1.3 | Warranty | 6 |
| 1.4 | Return Authorization..... | 6 |
| 1.5 | Description of Safety Symbols | 7 |
| 1.6 | RoHS | 7 |
| 2 | Overview..... | 8 |
| 2.1 | Features | 8 |
| 2.2 | Specifications and Documents..... | 10 |
| 3 | Detailed Description | 11 |
| 3.1 | Power Supply | 11 |
| 3.2 | CPU | 11 |
| 3.3 | Memory | 11 |
| 4 | Connectors | 12 |
| 4.1 | Connector Map..... | 13 |
| 4.2 | Power Supply | 14 |
| 4.3 | System | 15 |
| 4.4 | External CMOS Battery | 16 |
| 4.5 | Memory | 17 |
| 4.6 | VGA/DVI..... | 20 |
| 4.7 | LVDS | 21 |
| 4.8 | Touch Screen | 23 |
| 4.9 | USB 1-4..... | 24 |
| 4.10 | USB 5-8..... | 25 |
| 4.11 | LAN1..... | 26 |
| 4.12 | LAN2..... | 27 |
| 4.13 | Audio | 28 |
| 4.14 | SATA Interfaces | 29 |
| 4.15 | IDE Interface | 30 |
| 4.16 | Serial Interface COM1..... | 32 |
| 4.17 | Serial Ports COM2 through COM4..... | 33 |
| 4.18 | SMB/I2C | 34 |
| 4.19 | Mini-PCI..... | 35 |
| 4.20 | GPIO..... | 37 |
| 4.21 | Fan Connectors..... | 38 |
| 5 | BIOS Settings | 39 |
| 5.1 | Remarks for Setup Use | 39 |
| 5.2 | Top Level Menu..... | 39 |
| 5.3 | Standard CMOS Features..... | 40 |
| 5.3.1 | IDE Channel 0 Master/Slave..... | 41 |
| 5.4 | Advanced BIOS Features | 42 |
| 5.4.1 | CPU Feature | 44 |
| 5.4.2 | Hard Disk Boot Priority..... | 45 |
| 5.5 | Advanced Chipset Features..... | 46 |

Contents

| | | |
|-------|--------------------------------------|----|
| 5.5.1 | PCI Express Root Port Function | 48 |
| 5.6 | Integrated Peripherals | 49 |
| 5.6.1 | OnChip IDE Devices | 50 |
| 5.6.2 | Onboard Devices..... | 51 |
| 5.6.3 | SuperIO Devices | 52 |
| 5.7 | Power Management Setup..... | 53 |
| 5.8 | PnP/PCI Configuration | 55 |
| 5.8.1 | IRQ Resources | 56 |
| 5.9 | PC Health Status..... | 57 |
| 5.10 | Frequency/Voltage Control | 59 |
| 5.11 | Load Fail-Safe Defaults..... | 60 |
| 5.12 | Load Optimized Defaults | 60 |
| 5.13 | Set Password | 60 |
| 5.14 | Save & Exit Setup | 60 |
| 5.15 | Exit Without Saving | 60 |
| 6 | BIOS update | 61 |
| 7 | Mechanical Drawing | 62 |
| 7.1 | PCB: Mounting Holes | 62 |
| 7.2 | PCB: Pin 1 Dimensions | 63 |
| 7.3 | PCB: Heat Spreader..... | 64 |
| 7.4 | Heat Spreader: Chassis Mount | 65 |
| 8 | Technical Data..... | 66 |
| 8.1 | Electrical Data | 66 |
| 8.2 | Environmental Conditions | 66 |
| 8.3 | Thermal Specifications | 67 |
| I | Annex: Post-Codes..... | 68 |
| II | Annex: Resources | 71 |
| A | IO Range | 71 |
| B | Memory Range..... | 71 |
| C | Interrupt | 71 |
| D | PCI Devices..... | 72 |
| E | SMB Devices | 72 |

0 Document History

| Version | Changes |
|---------|--|
| 0.1 | first pre-release |
| 0.2 | added SMB devices and PCI devices to resources section, updated block diagram, several minor changes |
| 1.0 | updated block diagram and feature list, minor changes |
| 1.1 | updated contact details, minor changes |
| 1.2 | added connector map, updated COM4 description, minor changes |
| 1.3 | improved output quality of dimensional drawings, minor changes |



NOTE

All company names, brand names, and product names referred to in this manual are registered or unregistered trademarks of their respective holders and are, as such, protected by national and international law.

1 Introduction

1.1 Important Notes

Please read this manual carefully before you begin installation of this hardware device. To avoid Electrostatic Discharge (ESD) or transient voltage damage to the board, adhere to the following rules at all times:

- You must discharge your body from electricity before touching this board.
- Tools you use must be discharged from electricity as well.
- Please ensure that neither the board you want to install, nor the unit on which you want to install this board, is energized before installation is completed.
- Please do not touch any devices or components on the board.



CAUTION

As soon as the board is connected to a working power supply, touching the board may result in electrical shock, even if the board has not been switched on yet. Please also note that the mounting holes for heat sinks are connected to ground, so when using an externally AC powered device, a substantial ground plane differential can occur if the external device's AC power supply or cable does not include an earth ground. This could also result in electrical shock when touching the device and the heat sink simultaneously.

1.2 Technical Support

Technical support for this product can be obtained in the following ways:

- By contacting our support staff at +1 858-490-0597 or +49 (0) 271 250 810 0
- By contacting our staff via e-mail at support@adl-usa.com or support@adl-europe.com
- Via our website at www.adl-usa.com/support or www.adl-europe.com/support

1.3 Warranty

This product is warranted to be free of defects in workmanship and material. ADL Embedded Solutions' sole obligation under this warranty is to provide replacement parts or repair services at no charge, except shipping cost. Such defects which appear within 12 months of original shipment of ADL Embedded Solutions will be covered, provided a written claim for service under warranty is received by ADL Embedded Solutions no less than 30 days prior to the end of the warranty period or within 30 days of discovery of the defect – whichever comes first. Warranty coverage is contingent upon proper handling and operation of the product. Improper use such as unauthorized modifications or repair, operation outside of specified ratings, or physical damage may void any service claims under warranty.

1.4 Return Authorization

All equipment returned to ADL Embedded Solutions for evaluation, repair, credit return, modification, or any other reason must be accompanied by a Return Material Authorization (RMA) number. ADL Embedded Solutions requires a completed RMA request form to be submitted in order to issue an RMA number. The form can be found under the Support section at our website: www.adl-usa.com or www.adl-europe.com. Submit the completed form to support@adl-usa.com or fax to +1 858-490-0599 for the USA office, or to rma@adl-europe.com or fax to +49 (0) 271 250 810 20 to request an RMA from the European office in Germany. Following a review of the information provided, ADL Embedded Solutions will issue an RMA number.

1.5 Description of Safety Symbols

The following safety symbols are used in this documentation. They are intended to alert the reader to the associated safety instructions.



ACUTE RISK OF INJURY!

If you do not adhere to the safety advise next to this symbol, there is immediate danger to life and health of individuals!



RISK OF INJURY!

If you do not adhere to the safety advise next to this symbol, there is danger to life and health of individuals!



HAZARD TO INDIVIDUALS, ENVIRONMENT, DEVICES, OR DATA!

If you do not adhere to the safety advise next to this symbol, there is obvious hazard to individuals, to environment, to materials, or to data.



NOTE OR POINTER

This symbol indicates information that contributes to better understanding.


1.6 RoHS

The PCB and all components are RoHS compliant (RoHS = Restriction of Hazardous Substances Directive). The soldering process is lead free.

2 Overview

2.1 Features

The ADL945HD is a highly complex 3,5-inch board with the functionalities of a motherboard. It is equipped with an Intel® Celeron® M, an Intel Core™ Duo, or an Intel® Core™2 Duo processor, with up to 4 GByte DDR2-667-RAM via SoDIMM200, with a Mini-PCI-bus and with additional periphery such as four serial busses, two LAN-connectors, sound input and output, eight USB channels, CRT and TFT connectors, one IDE and two SATA channels. Furthermore, a touch screen can be connected to the board.



- o Processor Intel® Celeron® M, Intel® Core™ Duo, Intel® Core™2 Duo
- o Chipset Intel 945GM and Intel ICH7
- o 2 SoDIMM200 sockets for up to 4 GByte DDR2-667
- o Four serial interfaces COM1 up to COM4
- o 1x Ethernet 10/100 (Base-T), 1x Ethernet 10/100/1000 (Base-T)
- o IDE interface
- o Two SATA connectors (up to SATA2, 3GByte/sec)
- o PS/2 keyboard / mouse interface
- o Eight USB 2.0 interfaces
- o AWARD® BIOS 6.10
- o CRT connection
- o DVI connection

- TFT connection, LVDS 18 bit
- AC97 compatible sound controller with SPDIF in and out
- RTC with external CMOS battery
- 5V single supply voltage
- Mini-PCI interface
- Touch screen interface
- Size 102 mm x 147 mm

2.2 Specifications and Documents

In making this manual and for further reading of technical documentation, the following documents, specifications and web-pages were used and are recommended.

- § PCI specification
Version 2.3 resp. 3.0
www.pcisig.com
- § Mini-PCI specification
Version 1.0
www.pcisig.com
- § ACPI specification
Version 3.0
www.acpi.info
- § ATA/ATAPI specification
Version 7 Rev. 1
www.t13.org
- § USB specifications
www.usb.org
- § SM-Bus specification
Version 2.0
www.smbus.org
- § Intel chip set description
Mobile Intel 945 Express Chipset Family Datasheet
www.intel.com
- § Intel chip set description
ICH7 Datasheet
www.intel.com
- § Intel chip descriptions
Celeron M, Core Duo/Solo, Core2 Duo
www.intel.com
- § Winbond chip description
W83627HG Datasheet
www.winbond-usa.com or www.winbond.com.tw
- § Intel chip description
82562EZ/GZ Datasheet
www.intel.com
- § Intel chip description
82573L(E) Datasheet
www.intel.com
- § IDT chip description
IDTCV111i Datasheet
www.idt.com
- § Chrontel chip description
Chrontel 7307C
www.chrontel.com
- § Elo TouchSystems chip description
COACh3
www.elotouch.de
(NDA required)

3 Detailed Description

3.1 Power Supply

The power supply of the hardware module is effected via the power connector. The board requires an operating voltage of 5 volt \pm 5%. The two fan connectors can be attached to 12 volt if required.

3.2 CPU

The board can be ordered with one of the following processors employed: Intel® Celeron® M, Intel® Core™ Duo, and Intel® Core™ 2 Duo. The package type allows a maximum die temperature of 100 degrees Celsius and accords highest possible security even in rough environment. The processor includes a second level cache of up to 4 MByte, depending on which model is used. Furthermore the processors offer many features known from the desktop range such as MMX2, serial number, loadable microcode etc.

3.3 Memory

There is one conventional SO-DIMM200 socket available to equip the board with memory. For technical and mechanical reasons it is possible that particular memory modules cannot be employed. Please ask your sales representative for recommended memory modules.

With currently available SO-DIMM200 modules a memory extension up to 4 GByte is possible (DDR2-667).

4 Connectors

This section describes all the connectors found on the ADL945HD.




CAUTION

For most interfaces, the cables must meet certain requirements. For instance, USB 2.0 requires twisted and shielded cables to reliably maintain full speed data rates. Restrictions on maximum cable length are also in place for many high speed interfaces and for power supply. Please refer to the respective specifications and use suitable cables at all times.

4.1 Connector Map


Please use the connector map below for quick reference. Only connectors on the component side are shown. For more information on each connector refer to the table below.



| Ref-No. | Function | Page |
|-------------|----------------------------------|-------|
| P501/4 | "SATA Interfaces" | p. 29 |
| P503/J500 | "IDE Interface" | p. 30 |
| U600/1 | "Memory" | p. 17 |
| P800 | "GPIO" | p. 37 |
| P900 | "LAN1" | p. 26 |
| P1000 | "LAN2" | p. 27 |
| P1200 | "LVDS" | p. 21 |
| P1201 | "Mini-PCI" | p. 35 |
| P1202 | "VGA/DVI" | p. 20 |
| P1300/J1300 | "Touch Screen" | p. 23 |
| P1301 | "SMB/I2C" | p. 34 |
| P1302 | "Audio" | p. 28 |
| P1303 | "System" | p. 15 |
| P1400 | "Serial Interface COM1" | p. 32 |
| P1401/4 | "USB 1-4" | p. 24 |
| P1403/8 | "Serial Ports COM2 through COM4" | p. 33 |
| P1406/10 | "USB 5-8" | p. 25 |
| P1407/9 | "Fan Connectors" | p. 38 |
| P1500 | "External CMOS Battery" | p. 16 |
| P1600 | "Power Supply" | p. 14 |

4.2 Power Supply


The power supply of the hardware module is realized via a 2x8-pin connector (Molex PS 43045-16xx, mating connector: Molex PS 43025-16xx). The pins for 12 volt have the sole purpose of supplying one or both fans with the necessary current. Thus, when no fan is installed, these pins have no function. COM3 RXD and TXD can also be used for connecting a second power supply unit, e. g. for UPS. As an ordering option SMBus signals SCL/SDA can be provided (replacing COM3 TXD/RXD).



| Description | Name | Pin | | Name | Description |
|--------------------|---------|-----|----|--------|-------------------|
| COM3 transmit data | TXD | 1 | 9 | RXD | COM3 receive data |
| PSU on | PS-ON | 2 | 10 | RESET# | PSU reset |
| powerbutton PSU | PWRBTN# | 3 | 11 | SVCC | standby-supply 5V |
| 12 volt supply | 12V | 4 | 12 | 12V | 12 volt supply |
| ground | GND | 5 | 13 | GND | ground |
| ground | GND | 6 | 14 | GND | ground |
| 5 volt supply | VCC | 7 | 15 | VCC | 5 volt supply |
| 5 volt supply | VCC | 8 | 16 | VCC | 5 volt supply |

4.3 System


Some typical signals for system control are provided through a 2x9 pin connector (JST B18B-PHDSS, mating connector: PHDR-18VS). This connector combines signals for power button, reset, keyboard, speaker, and several LEDs such as harddisk LED, touch screen LED, suspend LED, and three additional LEDs which are driven by GPIOs. Of these three GPIO-LEDs, LED1 and LED2 are already provided with a series resistor. As can be seen from the pinout table below, corresponding signals are often placed vis-à-vis or at least near to each other.



| Description | Name | Pin | | Name | Description |
|-----------------------|----------|-----|----|---------|-------------------------|
| ground | GND | 1 | 10 | PWRBTN# | on/suspend button |
| ground | GND | 2 | 11 | RESET# | reset to ground |
| LED touch screen | TOUCHLED | 3 | 12 | 3.3V | 3.3 volt supply |
| LED suspend / ACPI | S-LED | 4 | 13 | S3.3V | standby supply 3.3 volt |
| LED harddisk | HDLED | 5 | 14 | 3.3V | 3.3 volt supply |
| LED GPIO device | LED1 | 6 | 15 | 3.3V | 3.3 volt supply |
| LED GPIO device | LED2 | 7 | 16 | LED3 | LED GPIO device |
| speaker to 5 volt | SPEAKER | 8 | 17 | KDAT | keyboard data |
| standby supply 5 volt | (S)VCC | 9 | 18 | KCLK | keyboard clock |

4.4 External CMOS Battery

For keeping the internal clock alive even if the rest of the board is switched off, an external battery can be attached via a 2 pin connector (JST B2B-EH-A, mating connector: EHR-2).




| Pin | Name | Description |
|-----|------|------------------|
| 1 | BATT | battery 3.3 volt |
| 2 | GND | ground |

4.5 Memory

Conventional SO-DIMM200 memory modules, as familiar from notebook computers, are used to equip the board with memory. For technical and mechanical reasons it is possible that particular memory modules cannot be employed. Please ask your distributor for recommended memory modules.

With currently available SO-DIMM200 modules a memory extension up to 4 GByte is possible (DDR2-667).

All timing parameters for different memory modules are automatically set by BIOS.




| Description | Name | Pin | Name | Description |
|--------------------------|-------|-----|------|-------------|
| memory reference current | REF | 1 | 2 | GND |
| ground | GND | 3 | 4 | DQ4 |
| data 0 | DQ0 | 5 | 6 | DQ5 |
| data 1 | DQ1 | 7 | 8 | GND |
| ground | GND | 9 | 10 | DQM0 |
| data strobe 0 - | DQS0# | 11 | 12 | GND |
| data strobe 0 + | DQS0 | 13 | 14 | DQ6 |
| ground | GND | 15 | 16 | DQ7 |
| data 2 | DQ2 | 17 | 18 | GND |
| data 3 | DQ3 | 19 | 20 | DQ12 |
| ground | GND | 21 | 22 | DQ13 |
| data 8 | DQ8 | 23 | 24 | GND |
| data 9 | DQ9 | 25 | 26 | DQM1 |
| ground | GND | 27 | 28 | GND |
| data strobe 1 - | DQS1# | 29 | 30 | CK0 |
| data strobe 1 + | DQS1 | 31 | 32 | CK0# |
| ground | GND | 33 | 34 | GND |
| data 10 | DQ10 | 35 | 36 | DQ14 |
| data 11 | DQ11 | 37 | 38 | DQ15 |
| ground | GND | 39 | 40 | GND |
| ground | GND | 41 | 42 | GND |
| data 16 | DQ16 | 43 | 44 | DQ20 |
| data 17 | DQ17 | 45 | 46 | DQ21 |
| ground | GND | 47 | 48 | GND |
| data strobe 2 - | DQS2# | 49 | 50 | N/C |

| Description | Name | Pin | | Name | Description |
|-----------------------|-------|-----|-----|-------|----------------------|
| data strobe 2 + | DQS2 | 51 | 52 | DQM2 | data mask 2 |
| ground | GND | 53 | 54 | GND | ground |
| data 18 | DQ18 | 55 | 56 | DQ22 | data 22 |
| data 19 | DQ19 | 57 | 58 | DQ23 | data 23 |
| ground | GND | 59 | 60 | GND | ground |
| data 24 | DQ24 | 61 | 62 | DQ28 | data 28 |
| data 25 | DQ25 | 63 | 64 | DQ29 | data 29 |
| ground | GND | 65 | 66 | GND | ground |
| data mask 3 | DQM3 | 67 | 68 | DQS3# | data strobe 3 - |
| reserved | N/C | 69 | 70 | DQS3 | data strobe 3 + |
| ground | GND | 71 | 72 | GND | ground |
| data 26 | DQ26 | 73 | 74 | DQ30 | data 30 |
| data 27 | DQ27 | 75 | 76 | DQ31 | data 31 |
| ground | GND | 77 | 78 | GND | ground |
| clock enables 0 | CKE0 | 79 | 80 | CKE1 | clock enables 1 |
| 1.8 volt supply | 1.8V | 81 | 82 | 1.8V | 1.8 volt supply |
| reserved | N/C | 83 | 84 | N/C | reserved |
| SDRAM bank 2 | BA2 | 85 | 86 | N/C | reserved |
| 1.8 volt supply | 1.8V | 87 | 88 | 1.8V | 1.8 volt supply |
| address 12 | A12 | 89 | 90 | A11 | address 11 |
| address 9 | A9 | 91 | 92 | A7 | address 7 |
| address 8 | A8 | 93 | 94 | A6 | address 6 |
| 1.8 volt supply | 1.8V | 95 | 96 | 1.8V | 1.8 volt supply |
| address 5 | A5 | 97 | 98 | A4 | address 4 |
| address 3 | A3 | 99 | 100 | A12 | address 2 |
| address 1 | A1 | 101 | 102 | A0 | address 0 |
| 1.8 volt supply | 1.8V | 103 | 104 | 1.8V | 1.8 volt supply |
| address 10 | A10 | 105 | 106 | BA1 | SDRAM bank 1 |
| SDRAM bank 0 | BA0 | 107 | 108 | RAS# | row address strobe |
| write enable | WE# | 109 | 110 | S0# | chip select 0 |
| 1.8 volt supply | 1.8V | 111 | 112 | 1.8V | 1.8 volt supply |
| column address strobe | CAS# | 113 | 114 | ODT0 | on die termination 0 |
| chip select 1 | S1# | 115 | 116 | A13 | address 13 |
| 1.8 volt supply | 1.8V | 117 | 118 | 1.8V | 1.8 volt supply |
| on die termination 1 | ODT1 | 119 | 120 | N/C | reserved |
| ground | GND | 121 | 122 | GND | ground |
| data 32 | DQ32 | 123 | 124 | DQ36 | data 36 |
| data 33 | DQ33 | 125 | 126 | DQ37 | data 37 |
| ground | GND | 127 | 128 | GND | ground |
| data strobe 4 - | DQS4# | 129 | 130 | DQM4 | data mask 4 |
| data strobe 4 + | DQS4 | 131 | 132 | GND | ground |
| ground | GND | 133 | 134 | DQ38 | data 38 |
| data 34 | DQ34 | 135 | 136 | DQ39 | data 39 |
| data 35 | DQ35 | 137 | 138 | GND | ground |
| ground | GND | 139 | 140 | DQ44 | data 44 |
| data 40 | DQ40 | 141 | 142 | DQ45 | data 45 |
| data 41 | DQ41 | 143 | 144 | GND | ground |
| ground | GND | 145 | 146 | DQS5# | data strobe 5 - |
| data mask 5 | DQM5 | 147 | 148 | DQS5 | data strobe 5 + |
| ground | GND | 149 | 150 | GND | ground |
| data 42 | DQ42 | 151 | 152 | DQ46 | data 46 |
| data 43 | DQ43 | 153 | 154 | DQ47 | data 47 |
| ground | GND | 155 | 156 | GND | ground |
| data 48 | DQ48 | 157 | 158 | DQ52 | data 52 |
| data 49 | DQ49 | 159 | 160 | DQ53 | data 53 |

| Description | Name | Pin | | Name | Description |
|-----------------|-------|-----|-----|-------|-----------------|
| ground | GND | 161 | 162 | GND | ground |
| test | TEST | 163 | 164 | CK1 | clock 1 + |
| ground | GND | 165 | 166 | CK1# | clock 1 - |
| data strobe 6 - | DQS6# | 167 | 168 | GND | ground |
| data strobe 6 | DQS6 | 169 | 170 | DQM6 | data mask 6 |
| ground | GND | 171 | 172 | GND | ground |
| data 50 | DQ50 | 173 | 174 | DQ54 | data 54 |
| data 51 | DQ51 | 175 | 176 | DQ55 | data 55 |
| ground | GND | 177 | 178 | GND | ground |
| data 56 | DQ56 | 179 | 180 | DQ60 | data 60 |
| data 57 | DQ57 | 181 | 182 | DQ61 | data 61 |
| ground | GND | 183 | 184 | GND | ground |
| data mask 7 | DQM7 | 185 | 186 | DQS7# | data strobe 7 - |
| ground | GND | 187 | 188 | DQS7 | data strobe 7 + |
| data 58 | DQ58 | 189 | 190 | GND | ground |
| data 59 | DQ59 | 191 | 192 | DQ62 | data 62 |
| ground | GND | 193 | 194 | DQ63 | data 63 |
| SMBus data | SDA | 195 | 196 | GND | ground |
| SMBus clock | SCL | 197 | 198 | SA0 | SPD address |
| 3.3 volt supply | 3.3V | 199 | 200 | SA1 | SPD address |

4.6 VGA/DVI

The module is equipped with a standard DVI-I-connector, which can be used to connect either a DVI capable display or a standard VGA CRT – using a DVI-DSUB adapter, if necessary.




Pinout DVI-I:

| Pin | Name | Description |
|-----|-----------|---------------------|
| 1 | TMDSDAT2# | DVI data 2 - |
| 2 | TMDSDAT2 | DVI data 2 + |
| 3 | GND | ground |
| 4 | N/C | reserved |
| 5 | N/C | reserved |
| 6 | DDC CLK | DDC clock (DVI/VGA) |
| 7 | DDC DAT | DDC data (DVI/VGA) |
| 8 | VSYNC | VGA vertical sync |
| 9 | TMDSDAT1# | DVI data 1 - |
| 10 | TMDSDAT1 | DVI data 1 + |
| 11 | GND | ground |
| 12 | N/C | reserved |
| 13 | N/C | reserved |
| 14 | VCC | 5 volt supply |
| 15 | GND | ground |
| 16 | HP_DETECT | hot plug detect |
| 17 | TMDSDAT0# | DVI data 0 - |
| 18 | TMDSDAT0 | DVI data 0 + |
| 19 | GND | ground |
| 20 | N/C | reserved |
| 21 | N/C | reserved |
| 22 | GND | ground |
| 23 | TMDS CLK | DVI clock |
| 24 | TMDS CLK# | DVI clock |
| C1 | RED | VGA red |
| C2 | GREEN | VGA green |
| C3 | BLUE | VGA blue |
| C4 | HSYNC | VGA horizontal sync |
| C5 | GND | ground |

4.7 LVDS

The board also offers the possibility to use displays with LVDS interface. These can be connected via a 30 pin flat-cable plug (JAE FI-X30S-HF-NPB, mating connector: FI-X30C(2)-NPB). Only shielded and twisted cables may be used. The display type is to be chosen over the BIOS setup. The connector has two additional shield pins S1 and S2 which are omitted in the pinout table below.



Pinout LVDS connector:


| Pin | Name | Description |
|-----|---------|--------------------|
| 1 | TXO00# | LVDS even data 0 - |
| 2 | TXO00 | LVDS even data 0 + |
| 3 | TXO01# | LVDS even data 1 - |
| 4 | TXO01 | LVDS even data 1 + |
| 5 | TXO02# | LVDS even data 2 - |
| 6 | TXO02 | LVDS even data 2 + |
| 7 | GND | ground |
| 8 | TXO0C# | LVDS even clock - |
| 9 | TXO0C | LVDS even clock + |
| 10 | TXO03# | LVDS even data 3 - |
| 11 | TXO03 | LVDS even data 3 + |
| 12 | TXO10# | LVDS odd data 0 - |
| 13 | TXO10 | LVDS odd data 0 + |
| 14 | GND | ground |
| 15 | TXO11# | LVDS odd data 1 - |
| 16 | TXO11 | LVDS odd data 1 + |
| 17 | GND | ground |
| 18 | TXO12# | LVDS odd data 2 - |
| 19 | TXO12 | LVDS odd data 2 + |
| 20 | TXO1C# | LVDS odd clock - |
| 21 | TXO1C | LVDS odd clock + |
| 22 | TXO13# | LVDS odd data 3 - |
| 23 | TXO13 | LVDS odd data 3 + |
| 24 | GND | ground |
| 25 | 3.3V | 3.3 volt supply |
| 26 | DDC_CLK | EDID clock for LCD |
| 27 | DDC_DAT | EDID data for LCD |

| Pin | Name | Description |
|-----|---------|-------------------------------|
| 28 | FP_3.3V | switched 3.3 volt for display |
| 29 | FP_BL | switched 5 volt for backlight |
| 30 | VCC | 5 volt supply |

4.8 Touch Screen

A key feature of the ADL945HD is the possibility to connect a touch screen. Both 4-wire and 5-wire resistive touch screens are supported. For receiving the relevant signals a 5 pin standard IDC socket connector with a spacing of 2.54 mm is provided. If the connected touch screen is 4-wire then pin 1 will not be used. Next to this connector is a jumper which, if shorted at boot time, triggers the NVRST-signal in the controller, thereby resetting all parameters of NVRAM to default values. Conversion to the respective connector of the touch screen must be provided externally. Please consult the manufacturer’s documentation to figure out the relevant technical details.

Note: In the pinout table below H, X, S, Y, and L are the signal names in the case of 5-wire, XL, XR, YT, and YB are the names in the case of 4-wire.




| Pin | Name | Description |
|-----|----------|---------------------|
| 1 | H-DRV | H driver control |
| 2 | X/XL-DRV | X/XL driver control |
| 3 | S/XR-DRV | S/XR driver control |
| 4 | Y/YT-DRV | Y/YT driver control |
| 5 | L/YB-DRV | L/YB driver control |

4.9 USB 1-4

The hardware module has eight USB channels four of which (USB1 to USB4) are available as standard USB connectors.

The USB channels support USB 2.0. You may note that the setting of USB keyboard or USB mouse support in the BIOS-setup is only necessary and advisable, if the OS offers no USB-support. BIOS-setup can be changed with a USB keyboard without enabling USB keyboard support. Running Windows with these features enabled may lead to significant performance or functionality limitations.

Every USB interface provides up to 500 mA current and is protected by an electronically resettable fuse.



Pinout USB connector for channel X:


| Pin | Name | Description |
|-----|-------|--------------------|
| 1 | VCC | 5 volt for USBX |
| 2 | USBX# | minus channel USBX |
| 3 | USBX | plus channel USBX |
| 4 | GND | ground |

4.10 USB 5-8

The USB channels 5 to 8 are provided via two 2x5 pin connectors (JST B10B-PHDSSLFSN, mating connector: PHDR-10VS).

The USB channels support USB 2.0. You may note that the setting of USB keyboard or USB mouse support in the BIOS-setup is only necessary and advisable, if the OS offers no USB-support. BIOS-setup can be changed with a USB keyboard without enabling USB keyboard support. Running Windows with these features enabled may lead to significant performance or functionality limitations.

Every USB interface provides up to 500 mA current and is protected by an electronically resettable fuse.



Pinout 2x5 pin connector USB 5/6


| Description | Name | Pin | Name | Description |
|--------------------|-------|-----|------|-------------|
| 5 volt for USB5 | VCC | 1 | 6 | VCC |
| minus channel USB5 | USB5# | 2 | 7 | USB6# |
| plus channel USB5 | USB5 | 3 | 8 | USB6 |
| ground | GND | 4 | 9 | GND |
| reserved | N/C | 5 | 10 | N/C |

Pinout 2x5 pin connector USB 7/8

| Description | Name | Pin | Name | Description |
|--------------------|-------|-----|------|-------------|
| 5 volt for USB7 | VCC | 1 | 6 | VCC |
| minus channel USB7 | USB7# | 2 | 7 | USB8# |
| plus channel USB7 | USB7 | 3 | 8 | USB8 |
| ground | GND | 4 | 9 | GND |
| reserved | N/C | 5 | 10 | N/C |

4.11 LAN1

The module has two LAN interfaces. LAN1 supports 10BaseT and 100BaseT compatible net components with automatic bandwidth selection. It also offers auto-cross and auto-negotiate functionality. The controller chip is the Intel® 82562. PXE and RPL functions are also supported.




Pinout LAN 10/100:

| Pin | Name | Description |
|-----|---------|---------------------|
| 1 | LAN1-0 | LAN1 transmit plus |
| 2 | LAN1-0# | LAN1 transmit minus |
| 3 | LAN1-1 | LAN1 receive plus |
| 4 | N/C | reserved |
| 5 | N/C | reserved |
| 6 | LAN1-1# | LAN1 receive minus |
| 7 | N/C | reserved |
| 8 | N/C | reserved |

4.12 LAN2

LAN2 supports 10BaseT, 100BaseT and 1000BaseT compatible net components with automatic bandwidth selection. It does not offer auto-cross and auto-negotiate functionality. The controller chip is the Intel® 82573L(E). PXE and RPL functions are not supported.




Pinout LAN 10/100/1000:

| Pin | Name | Description |
|-----|---------|----------------------|
| 1 | LAN2-0 | LAN2 channel 0 plus |
| 2 | LAN2-0# | LAN2 channel 0 minus |
| 3 | LAN2-1 | LAN2 channel 1 plus |
| 4 | LAN2-1# | LAN2 channel 1 minus |
| 5 | LAN2-2 | LAN2 channel 2 plus |
| 6 | LAN2-2# | LAN2 channel 2 minus |
| 7 | LAN2-3 | LAN2 channel 3 plus |
| 8 | LAN2-3# | LAN2 channel 3 minus |

4.13 Audio

Audio input and output functions can be accessed via a 2x5 pin connector (JST B10B-PHSSLFSN, mating connector: PHDR-10VS). There are two ways to use this connector. Default functionality is the familiar audio in, audio out, and microphone. OS dependent device drivers can switch these signals to support a 5.1 output; thus in this mode no audio input signals are available.

Signals "SPDIFI" and "SPDIFO" provide digital input and output. If a transformation to a coaxial or optical connector is necessary this must be performed externally.




| Description | Name | Pin | Name | Description | |
|---|------------------|-----|------|------------------|---------------------------------------|
| digital output SPDIF | SPDIFO | 1 | 6 | 3.3V | 3.3 volt supply |
| digital input SPDIF | SPDIFI | 2 | 7 | S_AGND | analog ground sound |
| sound output right / front output right | LOUT_R / FRONT_R | 3 | 8 | LOUT_L / FRONT_L | sound output left / front output left |
| AUX input right / rear output right | AUXA_R / REAR_R | 4 | 9 | AUXA_L / REAR_L | AUX input left / rear output left |
| microphone input 1 / center output | MIC1 / CENTER | 5 | 10 | MIC2 / LFE | microphone input 2 / LFE output |

4.14 SATA Interfaces

The ADL945HD provides two SATA interfaces allowing transfer rates of up to 3 Gbit per second. These interfaces are made available via two 7 pin connectors.

The required settings are made in the BIOS setup.



| Pin | Name | Description |
|-----|----------|------------------|
| 1 | GND | ground |
| 2 | SATA1TX | SATA1 transmit + |
| 3 | SATA1TX# | SATA1 transmit - |
| 4 | GND | ground |
| 5 | SATA1RX | SATA1 receive + |
| 6 | SATA1RX# | SATA1 receive - |
| 7 | GND | ground |

| Pin | Name | Description |
|-----|----------|------------------|
| 1 | GND | ground |
| 2 | SATA2TX | SATA2 transmit + |
| 3 | SATA2TX# | SATA2 transmit - |
| 4 | GND | ground |
| 5 | SATA2RX | SATA2 receive + |
| 6 | SATA2RX# | SATA2 receive - |
| 7 | GND | ground |


4.15 IDE Interface

The primary IDE interface is a standard IDC socket connector with a spacing of 2 mm. All commercial IDE devices are supported but an adapter to connect may be necessary. The required settings are made in the BIOS setup.



CAUTION

Pins are not keyed! Please be sure to connect the cable properly, otherwise you risk damaging the IDE interface, the CPU and the drive, voiding respective warranties.



Jumper settings: The board ships with pins 1 & 2 shorted. This is the "standard" mode which lets the IDE device and the controller negotiate the optimal transfer mode automatically. This is the best setting in most situations. However, in some cases the automatic detection results in PIO-mode transfer even though the setup would allow for UDMA. In such cases, UDMA mode can be enforced by shorting pins 2 & 3.



CAUTION

If you enforce UDMA mode in configurations which are not capable of running at that speed (e.g. due to inappropriate or too long cable), you'll end up with I/O-errors and loss of data!


Pinout for primary IDE

| Description | Name | Pin | | Name | Description |
|------------------------|---------|-----|----|----------|----------------------|
| reset | PRST# | 1 | 2 | GND | ground |
| data bit 7 | PDD7 | 3 | 4 | PDD8 | data bit 8 |
| data bit 6 | PDD6 | 5 | 6 | PDD9 | data bit 9 |
| data bit 5 | PDD5 | 7 | 8 | PDD10 | data bit 10 |
| data bit 4 | PDD4 | 9 | 10 | PDD11 | data bit 11 |
| data bit 3 | PDD3 | 11 | 12 | PDD12 | data bit 12 |
| data bit 2 | PDD2 | 13 | 14 | PDD13 | data bit 13 |
| data bit 1 | PDD1 | 15 | 16 | PDD14 | data bit 14 |
| data bit 0 | PDD0 | 17 | 18 | PDD15 | data bit 15 |
| ground | GND | 19 | 20 | N/C | reserved |
| DMA request signal | PDDREQ | 21 | 22 | GND | ground |
| write signal | PDIOW# | 23 | 24 | GND | ground |
| read signal | PDIOR# | 25 | 26 | GND | ground |
| ready signal | PDRDY | 27 | 28 | N/C | reserved |
| DMA acknowledge signal | PDDACK# | 29 | 30 | GND | ground |
| interrupt signal | PDIRQ | 31 | 32 | N/C | reserved |
| address bit 1 | PDA1 | 33 | 34 | PDMA66EN | enable UDMA66 |
| address bit 0 | PDA0 | 35 | 36 | PDA2 | address bit 2 |
| chip select signal 0 | PDSC0# | 37 | 38 | PDCS1# | chip select signal 1 |
| LED | PHDLED | 39 | 40 | GND | ground |
| supply HDD 5V | VCC | 41 | 42 | VCC | supply HDD 5V |
| ground | GND | 43 | 44 | N/C | reserved |

4.16 Serial Interface COM1

The serial interface COM1 is made available via a 9-pin standard DSUB-connector. According to the product order, TTL level signals or RS232 standard signals are provided.

The port address and the interrupt are set via the BIOS setup.




Pinout serial port (DSUB connector):

| Description | Name | Pin | Name | Description | |
|---------------------|------|-----|------|-------------|-----------------|
| data carrier detect | DCD | 1 | 6 | DSR | data set ready |
| receive data | RXD | 2 | 7 | RTS | request to send |
| transmit data | TXD | 3 | 8 | CTS | clear to send |
| data terminal ready | DTR | 4 | 9 | RI | ring indicator |
| ground | GND | 5 | | | |

4.17 Serial Ports COM2 through COM4

There are three more serial interfaces on the board. Of these, COM3 is available through the power connector (cf. p. 14). COM2 and COM4 are made available via a 2x5 pin connector each (JST B10B-PHDSSLFSN, mating connector: PHDR-10VS). However, if the board has a touch screen interface, COM4 is used internally. On these boards, the COM4 connector is either not populated or it is used for mouse and keyboard signals (see pinning below). Signals default to RS232 level but can be ordered as TTL level also.

The port address and the interrupt are set via the BIOS setup.




| Description | Name | Pin | Name | Description |
|---------------------|------|-----|------|-----------------|
| data carrier detect | DCD | 1 | DSR | data set ready |
| receive data | RXD | 2 | RTS | request to send |
| transmit data | TXD | 3 | CTS | clear to send |
| data terminal ready | DTR | 4 | RI | ring indicator |
| ground | GND | 5 | VCC | 5 volt supply |

Alternative pinout of COM-connector when touchscreen feature is present:

| Description | Name | Pin | Name | Description |
|----------------|------|-----|------|---------------|
| keyboard clock | KCLK | 1 | MCLK | mouse clock |
| keyboard data | KDAT | 2 | MDAT | mouse data |
| reserved | N/C | 3 | N/C | reserved |
| reserved | N/C | 4 | N/C | reserved |
| ground | GND | 5 | VCC | 5 volt supply |

4.18 SMB/I2C

The ADL945HD can communicate with external devices via the SMBus protocol or the I2C protocol. The signals for these protocols are available through a 2x5 pin connector (JST B10B-PHDSSLFSN, mating connector: PHDR-10VS). The SMBus signals are processed by the chipset, the I2C signals are processed by the SIO unit.




Pinout SMBus/I2C connector:

| Description | Name | Pin | Name | Description | |
|-----------------|----------|-----|------|-------------|-------------------|
| 3.3 volt supply | 3.3V | 1 | 6 | GND | ground |
| SMBus clock | SMBCLK | 2 | 7 | SMBDAT | SMBus data |
| SMBus alarm | SMBALRT# | 3 | 8 | SVCC | standby supply 5V |
| I2C bus clock | I2CLK | 4 | 9 | I2DAT | I2C bus data |
| 5 volt supply | VCC | 5 | 10 | GND | ground |

4.19 Mini-PCI

The ADL945HD allows you to add expansion cards complying to the Mini-PCI standard (type III). One such card can be inserted into the Mini-PCI slot available on the board.




| Description | Name | Pin | Pin | Name | Description |
|---------------------------|--------|-----|-----|-------|------------------------|
| reserved | N/C | 1 | 2 | N/C | reserved |
| reserved | N/C | 3 | 4 | N/C | reserved |
| reserved | N/C | 5 | 6 | N/C | reserved |
| reserved | N/C | 7 | 8 | N/C | reserved |
| reserved | N/C | 9 | 10 | N/C | reserved |
| reserved | N/C | 11 | 12 | N/C | reserved |
| reserved | N/C | 13 | 14 | N/C | reserved |
| reserved | N/C | 15 | 16 | N/C | reserved |
| interrupt B | INTB# | 17 | 18 | VCC | 5 volt supply |
| 3.3 volt supply | 3.3V | 19 | 20 | INTA# | interrupt A |
| serial interrupt (legacy) | SERIRQ | 21 | 22 | N/C | reserved |
| ground | GND | 23 | 24 | S3.3V | 3.3 volt supply |
| PCI clock | PCLK | 25 | 26 | PRST# | reset |
| ground | GND | 27 | 28 | 3.3V | 3.3 volt supply |
| PCI request | REQ# | 29 | 30 | GNT# | PCI grant |
| 3.3 volt supply | 3.3V | 31 | 32 | GND | ground |
| address/data 31 | AD31 | 33 | 34 | PME# | power management event |
| address/data 29 | AD29 | 35 | 36 | N/C | reserved |
| ground | GND | 37 | 38 | AD30 | address/data 30 |
| address/data 27 | AD27 | 39 | 40 | 3.3V | 3.3 volt supply |
| address/data 25 | AD25 | 41 | 42 | AD28 | address/data 28 |
| interrupt C | INTC# | 43 | 44 | AD26 | address/data 26 |
| bus cmd/byte enables 3 | CBE3# | 45 | 46 | AD24 | address/data 24 |
| address/data 23 | AD23 | 47 | 48 | IDSEL | init device select |
| ground | GND | 49 | 50 | GND | ground |
| address/data 21 | AD21 | 51 | 52 | AD22 | address/data 22 |
| address/data 19 | AD19 | 53 | 54 | AD20 | address/data 20 |
| ground | GND | 55 | 56 | PAR | parity |
| address/data 17 | AD17 | 57 | 58 | AD18 | address/data 18 |

| Description | Name | Pin | | Name | Description |
|------------------------|---------|-----|-----|---------|------------------------|
| bus cmd/byte enables 2 | CBE2# | 59 | 60 | AD16 | address/data 16 |
| initiator ready | IRDY# | 61 | 62 | GND | ground |
| 3.3 volt supply | 3.3V | 63 | 64 | FRAME# | cycle frame |
| clock running | CLKRUN# | 65 | 66 | TRDY# | target ready |
| system error | SERR# | 67 | 68 | STOP# | stop request by target |
| ground | GND | 69 | 70 | 3.3V | 3.3 volt supply |
| parity error | PERR# | 71 | 72 | DEVSEL# | device select |
| bus cmd/byte enables 1 | CBE1# | 73 | 74 | GND | ground |
| address/data 14 | AD14 | 75 | 76 | AD15 | address/data 15 |
| ground | GND | 77 | 78 | AD13 | address/data 13 |
| address/data 12 | AD12 | 79 | 80 | AD11 | address/data 11 |
| address/data 10 | AD10 | 81 | 82 | GND | ground |
| ground | GND | 83 | 84 | AD9 | address/data 9 |
| address/data 8 | AD8 | 85 | 86 | CBE0# | bus cmd/byte enables 0 |
| address/data 7 | AD7 | 87 | 88 | 3.3V | 3.3 volt supply |
| 3.3 volt supply | 3.3V | 89 | 90 | AD6 | address/data 6 |
| address/data 5 | AD5 | 91 | 92 | AD4 | address/data 4 |
| interrupt D | INTD# | 93 | 94 | AD2 | address/data 2 |
| address/data 3 | AD3 | 95 | 96 | AD0 | address/data 0 |
| 5 volt supply | VCC | 97 | 98 | N/C | reserved |
| address/data 1 | AD1 | 99 | 100 | N/C | reserved |
| ground | GND | 101 | 102 | GND | ground |
| reserved | N/C | 103 | 104 | GND | ground |
| reserved | N/C | 105 | 106 | N/C | reserved |
| reserved | N/C | 107 | 108 | N/C | reserved |
| reserved | N/C | 109 | 110 | N/C | reserved |
| reserved | N/C | 111 | 112 | N/C | reserved |
| reserved | N/C | 113 | 114 | GND | ground |
| reserved | N/C | 115 | 116 | N/C | reserved |
| reserved | N/C | 117 | 118 | N/C | reserved |
| reserved | N/C | 119 | 120 | N/C | reserved |
| lock | PLOCK# | 121 | 122 | N/C | reserved |
| reserved | N/C | 123 | 124 | S3.3V | 3.3 volt supply |

4.20 GPIO


The General Purpose Input/Output interface is made available through a 2x10 pin connector (JST B20B-PHDSLSFSN, mating connector: PHDR-20VS). To make use of this interface the SIO unit must be programmed accordingly. Please refer to your distributor for information on available software support.



| Description | Name | Pin | Name | Description | |
|--------------------|--------|-----|------|-------------|--------------------|
| 5 volt supply | VCC | 1 | 11 | VCC | 5 volt supply |
| GP input/output 10 | GPIO10 | 2 | 12 | GPIO20 | GP input/output 20 |
| GP input/output 11 | GPIO11 | 3 | 13 | GPIO21 | GP input/output 21 |
| GP input/output 12 | GPIO12 | 4 | 14 | GPIO22 | GP input/output 22 |
| GP input/output 13 | GPIO13 | 5 | 15 | GPIO23 | GP input/output 23 |
| GP input/output 14 | GPIO14 | 6 | 16 | GPIO24 | GP input/output 24 |
| GP input/output 15 | GPIO15 | 7 | 17 | GPIO25 | GP input/output 25 |
| GP input/output 16 | GPIO16 | 8 | 18 | GPIO26 | GP input/output 26 |
| GP input/output 17 | GPIO17 | 9 | 19 | GPIO27 | GP input/output 27 |
| ground | GND | 10 | 20 | GND | ground |

4.21 Fan Connectors

Two 3 pin connectors are available for controlling and monitoring external fans (12 volt). For the monitoring the fans must provide a corresponding speed signal.



Pinout fan connector:

| Pin | Name | Description |
|-----|-------|--------------------------|
| 1 | GND | ground |
| 2 | 12V | 12 volt supply regulated |
| 3 | TACHO | fan monitoring signal |

5 BIOS Settings

5.1 Remarks for Setup Use

In a setup page, standard values for its setup entries can be loaded. Fail-safe defaults are loaded with F6 and optimized defaults are loaded with F7. These standard values are independent of the fact that a board has successfully booted with a setup setting before.

This is different if these defaults are called from the Top Menu. Once a setup setting was saved, which subsequently leads to a successful boot process, those values are loaded as default for all setup items afterwards.


See also the chapters "Load Fail-Safe Defaults" (5.10) and "Load Optimized Defaults" (5.11).



NOTE

BIOS features and setup options are subject to change without notice. The settings displayed in the screenshots on the following pages are meant to be examples only. They do not represent the recommended settings or the default settings. Determination of the appropriate settings is dependent upon the particular application scenario in which the board is used.

5.2 Top Level Menu



The sign „▶“ in front of an item means that there is a sub menu.

The „x“ sign in front of an item means, that the item is disabled but can be enabled by changing or selecting some other item (usually somewhere above the disabled item on the same screen).

Use the arrow buttons to navigate from one item to another. For selecting an item press Enter which will open either a sub menu or a dialog screen.

5.3 Standard CMOS Features

Phoenix - AwardBIOS CMOS Setup Utility
Standard CMOS Features

| | | |
|------------------------|------------------|-----------|
| Date (mm:dd:yy) | Thu, Jun 14 2007 | Item Help |
| Time (hh:mm:ss) | 11 : 13 : 35 | |
| ▶ IDE Channel 0 Master | [None] | |
| ▶ IDE Channel 0 Slave | [None] | |
| Halt On | [All Errors] | |
| Base Memory | 640K | |
| Extended Memory | 1013760K | |
| Total Memory | 1014784K | |

↑↓←→:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

ü Date (mm:dd:yy)

Options: mm: month
dd: day
yy: year

ü Time (hh:mm:ss)

Options: hh: hours
mm: minutes
ss: seconds

ü IDE Channel 0 Master

Sub menu: see "IDE Channel 0 Master/Slave" (p. 41)

ü IDE Channel 0 Slave

Sub menu: see "IDE Channel 0 Master/Slave" (p. 41)

ü Halt On

Options: All Errors / No Errors / All, But Keyboard

ü Base Memory

Options: none

ü Extended Memory

Options: none

ü Total Memory

Options: none

5.3.1 IDE Channel 0 Master/Slave

Phoenix - AwardBIOS CMOS Setup Utility
IDE Channel 0 Master

| | | |
|------------------------|---------------|-----------|
| IDE HDD Auto-Detection | [Press Enter] | Item Help |
| IDE Channel 0 Master | [Auto] | |
| Access Mode | [Auto] | |
| Capacity | 0 MB | |
| Cylinder | 0 | |
| Head | 0 | |
| Precomp | 0 | |
| Landing Zone | 0 | |
| Sector | 0 | |

↑↓←→:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

- ü **IDE HDD Auto-Detection**
Options: none
- ü **IDE Channel 0 Master**
Options: None / Auto / Manual
- ü **Access Mode**
Options: CHS / LBA / Large / Auto
- ü **Capacity**
Options: none
- ü **Cylinder**
Options: none
- ü **Head**
Options: none
- ü **Precomp**
Options: none
- ü **Landing Zone**
Options: none
- ü **Sector**
Options: none

5.4 Advanced BIOS Features

Phoenix - AwardBIOS CMOS Setup Utility
Advanced BIOS Features

| | | Item Help |
|------------------------------|---------------|-----------|
| ▶ CPU Feature | [Press Enter] | |
| ▶ Hard Disk Boot Priority | [Press Enter] | |
| Virus Warning | [Disabled] | |
| CPU L1 & L2 Cache | [Enabled] | |
| CPU L3 Cache | [Enabled] | |
| Quick Power On Self Test | [Enabled] | |
| First Boot Device | [Hard Disk] | |
| Second Boot Device | [Hard Disk] | |
| Third Boot Device | [Disabled] | |
| Boot Other Device | [Enabled] | |
| Boot Up NumLock Status | [On] | |
| Gate A20 Option | [Fast] | |
| Typematic Rate Setting | [Disabled] | |
| x Typematic Rate (Chars/Sec) | 6 | |
| x Typematic Delay (Msec) | 250 | |
| Security Option | [Setup] | |
| APIC Mode | [Enabled] | |
| MPS Version Control For OS | [1.4] | |
| OS Select For DRAM > 64MB | [Non OS2] | |
| HDD S.M.A.R.T. Capability | [Enabled] | |
| Full Screen LOGO Show | [Disabled] | |

↑↓←→:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

ü CPU Feature

Sub menu: see "CPU Feature" (p. 44)

ü Hard Disk Boot Priority

Sub menu: see "Hard Disk Boot Priority" (p. 45)

ü Virus Warning

Options: Enabled / Disabled

ü CPU L1 & L2 Cache

Options: Enabled / Disabled

ü CPU L3 Cache

Options: Enabled / Disabled

ü Quick Power On Self Test

Options: Enabled / Disabled

ü First Boot Device

Options: LS120 / Hard Disk / CDROM / ZIP100 / USB-FDD / USB-ZIP / USB-CDROM / LAN / Disabled

ü Second Boot Device

Options: LS120 / Hard Disk / CDROM / ZIP100 / USB-FDD / USB-ZIP / USB-CDROM / LAN / Disabled

ü Third Boot Device

Options: LS120 / Hard Disk / CDROM / ZIP100 / USB-FDD / USB-ZIP / USB-CDROM / LAN / Disabled

ü Boot Other Device

Options: Enabled / Disabled

ü Boot Up NumLock Status

Options: Off / On

- ü **Gate A20 Option**
Options: Normal / Fast
- ü **Typematic Rate Setting**
Options: Enabled / Disabled
- ü **Typematic Rate (Chars/Sec)**
Options: 6 / 8 / 10 / 12 / 15 / 20 / 24 / 30
- ü **Typematic Delay (Msec)**
Options: 250 / 500 / 750 / 1000
- ü **Security Option**
Options: Setup / System
- ü **APIC Mode**
Options: Enabled / Disabled
- ü **MPS Version Control For OS**
Options: 1.1 / 1.4
- ü **OS Select For DRAM > 64MB**
Options: Non-OS2 / OS2
- ü **HDD S.M.A.R.T. Capability**
Options: Enabled / Disabled
- ü **Full Screen LOGO Show**
Options: Enabled / Disabled

5.4.1 CPU Feature

Phoenix - AwardBIOS CMOS Setup Utility
CPU Feature

| | | |
|---------------------------|------------|-----------|
| Delay Prior to Thermal | TM disable | Item Help |
| C1E Function | [Auto] | |
| Execute Disable Bit | [Enabled] | |
| Virtualization Technology | [Enabled] | |

↑↓←→:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help
 F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults


- ü **Delay Prior to Thermal**
Options: none

- ü **C1E Function**
Options: Auto / Disabled

- ü **Execute Disable Bit**
Options: Enabled / Disabled

- ü **Virtualization Technology**
Options: Enabled / Disabled

5.4.2 Hard Disk Boot Priority



ü [list of available devices]

Options: this dialog allows you to set the order in which the available bootable devices shall be accessed for an attempt to boot.

ü Attention!

in this sub menu the buttons <Page Up>, <Page Down>, <+> and <-> have a different function than in the rest of the setup: They serve to move the items of the list up or down.

5.5 Advanced Chipset Features

Phoenix - AwardBIOS CMOS Setup Utility
Advanced Chipset Features

| | | Item Help |
|------------------------------|---------------|-----------|
| DRAM Timing Selectable | [By SPD] | |
| x CAS Latency Time | Auto | |
| x DRAM RAS# to CAS# Delay | Auto | |
| x DRAM RAS# Precharge | Auto | |
| x Precharge delay (tRAS) | Auto | |
| x System Memory Frequency | Auto | |
| SLP_S4# Assertion Width | [4 to 5 Sec.] | |
| System BIOS Cacheable | [Enabled] | |
| Video BIOS Cacheable | [Disabled] | |
| Memory Hole At 15M-16M | [Disabled] | |
| ► PCI Express Root Port Func | [Press Enter] | |
| ** VGA Setting ** | | |
| PEG/Onchip VGA Control | [Auto] | |
| On-Chip Frame Buffer Size | [8MB] | |
| DVMT Mode | [DVMT] | |
| DVMT/FIXED Memory Size | [128MB] | |
| Boot Display | [Auto] | |
| Panel Scaling | [Auto] | |
| Panel Number | [640x480] | |

↑↓←→:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

ü DRAM Timing Selectable

Options: By SPD / Manual

ü CAS Latency Time

Options: 5 / 4 / 3 / 6 / Auto

ü DRAM RAS# to CAS# Delay

Options: 2 / 3 / 4 / 5 / 6 / Auto

ü DRAM RAS# Precharge

Options: 2 / 3 / 4 / 5 / 6 / Auto

ü Precharge delay (tRAS)

Options: Auto / 4 / 5 / 6 / 7 / 8 / 10 / 11 / 12 / 13 / 14 / 15

ü System Memory Frequency

Options: Auto / 533MHz / 667MHz

ü SLP_S4# Assertion Width

Options: 4 to 5 Sec. / 3 to 4 Sec. / 2 to 3 Sec. / 1 to 2 Sec.

ü System BIOS Cacheable

Options: Enabled / Disabled

ü Video BIOS Cacheable

Options: Enabled / Disabled

ü Memory Hole At 15M-16M

Options: Enabled / Disabled

ü PCI Express Root Port Func

Sub menu: see "PCI Express Root Port Function" (p. 48)

ü PEG/Onchip VGA Control

Options: Onchip VGA / PEG Port / Auto

ü On-Chip Frame Buffer Size

Options: 1MB / 8MB

ü DVMT Mode

Options: FIXED / DVMT / BOTH

ü DVMT/FIXED Memory Size

Options: 64MB / 128MB / 224MB

ü Boot Display

Options: Auto / CRT / TV / EFP / LFP

ü Panel Scaling

Options: Auto / On / Off

ü Panel NumberOptions: 640x480 / 800x600 / 1024x768 / 1280x1024 / 1400x1050 / 1600x1200 / 1280x768 /
1680x1050 / 1920x1200 / 1280x800 / 1440x900

5.5.1 PCI Express Root Port Function

Phoenix - AwardBIOS CMOS Setup Utility
PCI Express Root Port Func

| | | |
|-----------------------|---------|-----------|
| PCI Express Port 1 | [Auto] | Item Help |
| PCI Express Port 2 | [Auto] | |
| PCI Express Port 3 | [Auto] | |
| PCI Express Port 4 | [Auto] | |
| PCI-E Compliancy Mode | [v1.0a] | |

↑↓←→:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

- ü **PCI Express Port 1**
Options: Auto / Enabled / Disabled

- ü **PCI Express Port 2**
Options: Auto / Enabled / Disabled

- ü **PCI Express Port 3**
Options: Auto / Enabled / Disabled

- ü **PCI Express Port 4**
Options: Auto / Enabled / Disabled

- ü **PCI-E Compliancy Mode**
Options: v1.0a / v1.0

5.6 Integrated Peripherals

Phoenix - AwardBIOS CMOS Setup Utility
Integrated Peripherals

| | | |
|---------------------|---------------|-----------|
| ▶ OnChip IDE Device | [Press Enter] | Item Help |
| ▶ Onboard Device | [Press Enter] | |
| ▶ SuperIO Device | [Press Enter] | |

↑↓←→:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

ü OnChip IDE Device

Sub menu: see "OnChip IDE Devices" (p. 50)

ü Onboard Device

Sub menu: see "Onboard Devices" (p. 51)

ü SuperIO Device

Sub menu: see "SuperIO Devices" (p. 52)

5.6.1 OnChip IDE Devices

Phoenix - AwardBIOS CMOS Setup Utility
OnChip IDE Device

| | | |
|------------------------------------|------------------|-----------|
| IDE HDD Block Mode | [Enabled] | Item Help |
| IDE DMA transfer access | [Enabled] | |
| On-Chip Primary PCI IDE | [Enabled] | |
| IDE Primary Master PIO | [Auto] | |
| IDE Primary Slave PIO | [Auto] | |
| IDE Primary Master UDMA | [Auto] | |
| IDE Primary Slave UDMA | [Auto] | |
| *** On-Chip Serial ATA Setting *** | | |
| SATA Mode | [IDE] | |
| On-Chip Serial ATA | [Disabled] | |
| SATA PORT Speed Settings | [Disabled] | |
| PATA IDE Mode | [Secondary] | |
| SATA Port | P0,P2 is Primary | |

↑↓←→:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

ü IDE HDD Block Mode

Options: Enabled / Disabled

ü IDE DMA transfer access

Options: Enabled / Disabled

ü On-Chip Primary PCI IDE

Options: Enabled / Disabled

ü IDE Primary Master PIO

Options: Auto / Mode 0 / Mode 1 / Mode 2 / Mode 3 / Mode 4

ü IDE Primary Slave PIO

Options: Auto / Mode 0 / Mode 1 / Mode 2 / Mode 3 / Mode 4

ü IDE Primary Master UDMA

Options: Disabled / Auto

ü IDE Primary Slave UDMA

Options: Disabled / Auto

ü SATA Mode

Options: IDE / RAID / AHCI

ü On-Chip Serial ATA

Options: Disabled / Auto / Combined Mode / Enhanced Mode / SATA Only

ü SATA PORT Speed Settings

Options: Disabled / Force GEN I / Force GEN II

ü PATA IDE Mode

Options: none

ü SATA Port

Options: none

5.6.2 Onboard Devices

Phoenix - AwardBIOS CMOS Setup Utility
Onboard Device

| | | |
|----------------------|------------|-----------|
| USB Controller | [Enabled] | Item Help |
| USB 2.0 Controller | [Enabled] | |
| USB Keyboard Support | [Disabled] | |
| Azalia/AC97 Audio | [Auto] | |
| Touch | [Enabled] | |

↑↓←→:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

ü **USB Controller**

Options: Enabled / Disabled

ü **USB 2.0 Controller**

Options: Enabled / Disabled

ü **USB Keyboard Support**

Options: Enabled / Disabled

ü **Azalia/AC97 Audio Select**

Options: Auto / Azalia / AC97 Audio and Modem / AC97 Audio only / AC97 Modem only / All Disabled

ü **Touch**

Options: Enabled / Disabled

5.6.3 SuperIO Devices

Phoenix - AwardBIOS CMOS Setup Utility
SuperIO Device

| | | |
|-------------------------|-------------|-----------|
| Onboard Serial Port 1 | [3F8/IRQ4] | Item Help |
| Onboard Serial Port 2 | [2F8/IRQ3] | |
| UART Mode Select | [Normal] | |
| x RxD , TxD Active | Hi,Lo | |
| x IR Transmission Delay | Enabled | |
| x UR2 Duplex Mode | Half | |
| x Use IR Pins | RxD2,TxD2 | |
| Onboard Serial Port 3 | [3E8/IRQ11] | |
| Onboard Serial Port 4 | [2F8/IRQ10] | |

↑↓←→:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

ü Onboard Serial Port 1

Options: Disabled / 3F8/IRQ4 / 2F8/IRQ3 / 3E8/IRQ4 / 2E8/IRQ3 / Auto

ü Onboard Serial Port 2

Options: Disabled / 3F8/IRQ4 / 2F8/IRQ3 / 3E8/IRQ4 / 2E8/IRQ3 / Auto

ü UART Mode Select

Options: IrDA / ASKIR / Normal

ü RxD , TxD Active

Options: Hi,Hi / Hi,Lo / Lo,Hi / Lo,Lo

ü IR Transmission Delay

Options: Enabled / Disabled

ü UR2 Duplex Mode

Options: Full / Half

ü Use IR Pins

Options: RxD2,TxD2 / IR-Rx2Tx2

ü Onboard Serial Port 3

Options: Disabled / 3F8/IRQ11 / 2F8/IRQ11 / 3E8/IRQ11 / 2E8/IRQ11

ü Onboard Serial Port 4

Options: Disabled / 3F8/IRQ10 / 2F8/IRQ10 / 3E8/IRQ10 / 2E8/IRQ10

5.7 Power Management Setup

Phoenix - AwardBIOS CMOS Setup Utility
Power Management Setup

| | | |
|--------------------------|---------------|-----------|
| ACPI Function | [Enabled] | Item Help |
| ACPI Suspend Type | [S1(POS)] | |
| Run VGABIOS if S3 Resume | Yes | |
| Power Management | [User Define] | |
| Video Off Method | [DPMS] | |
| Video Off in Suspend | [Yes] | |
| Suspend Type | [Stop Grant] | |
| Modem Use IRQ | [3] | |
| Suspend Mode | [Disabled] | |
| HDD Power Down | [Disabled] | |
| Soft-Off by PWR-BTTN | [Instant-Off] | |
| PWRON After PWR-Fail | [On] | |
| Wake-Up by PCI card | [Disabled] | |
| Power On by Ring | [Disabled] | |
| x USB KB Wake-Up From S3 | Disabled | |
| Resume by Alarm | [Disabled] | |
| x Date(of Month) Alarm | 0 | |
| x Time(hh:mm:ss) | 0 : 0 : 0 | |

↑↓←→:Move Enter:Select +/-/PU/PD=Value F10:Save ESC:Exit F1:Help
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

ü **ACPI function**

Options: Enabled / Disabled

ü **ACPI Suspend Type**

Options: S1(POS) / S3(STR) / S1&S3

ü **Run VGABIOS if S3 Resume**

Options: Auto / Yes / No

ü **Power Management**

Options: User Define / Min Saving / Max Saving

ü **Video Off Method**

Options: Blank Screen / V/H SYNC+Blank / DPMS

ü **Video Off In Suspend**

Options: No / Yes

ü **Suspend Type**

Options: Stop Grant / PwrOn Suspend

ü **MODEM Use IRQ**

Options: NA / 3 / 4 / 5 / 7 / 9 / 10 / 11

ü **Suspend Mode**

Options: Disabled / 1 Min / 2 Min / 4 Min / 8 Min / 12 Min / 20 Min / 30 Min / 40 Min / 1 Hour

ü **HDD Power Down**

Options: Disabled / 1 Min ... 15 Min

ü **Soft-Off by PWR-BTTN**

Options: Instant-Off / Delay 4 Sec

ü **PWRON After PWR-Fail**

Options: Former Sts / On / Off

- ü **Wake Up by PCI Card**
Options: Enabled / Disabled
- ü **Power-On by Ring**
Options: Enabled / Disabled
- ü **USB KB Wake Up From S3**
Options: Enabled / Disabled
- ü **Resume by Alarm**
Options: Enabled / Disabled
- ü **Date(of Month) Alarm**
Options: 1 / ... / 31
- ü **Time (hh:mm:ss) Alarm**
Options: insert [hh], [mm] and [ss]
- ü **Primary IDE 0**
Options: Enabled / Disabled
- ü **Primary IDE 1**
Options: Enabled / Disabled
- ü **Secondary IDE 0**
Options: Enabled / Disabled
- ü **Secondary IDE 1**
Options: Enabled / Disabled
- ü **FDD,COM,LPT Port**
Options: Enabled / Disabled
- ü **PCI PIRQ[A-D]#**
Options: Enabled / Disabled
- ü **HPET Support**
Options: Enabled / Disabled
- ü **HPET Mode**
Options: 32-bit mode / 64-bit mode

5.8 PnP/PCI Configuration

Phoenix - AwardBIOS CMOS Setup Utility
PNP/PCI Configurations

| | | |
|---|-------------------|-----------|
| Init Display First | [PCI Slot] | Item Help |
| Reset Configuration Data | [Disabled] | |
| Resources Controlled By | [Manual] | |
| ▶ IRQ Resources | [Press Enter] | |
| PCI/VGA Palette Snoop | [Disabled] | |
| ** PCI Express relative Maximum Payload Size | items ** [128] | |

↑↓←→:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

ü Init Display First

Options: PCI Slot / Onboard

ü Reset Configuration Data

Options: Enabled / Disabled

ü Resources Controlled By

Options: Auto(ESCD) / Manual

ü IRQ Resources

Sub menu: see "IRQ Resources" (p. 56)

ü PCI/VGA Palette Snoop

Options: Enabled / Disabled

ü Maximum Payload Size

Options: 128 / 256 / 512 / 1024 / 2048 / 4096

(Note: The Intel® 945GM and SCH US15W chipsets only support an MPL of 128B)

5.8.1 IRQ Resources

Phoenix - AwardBIOS CMOS Setup Utility
IRQ Resources

| | | |
|--------------------|--------------|-----------|
| IRQ-3 assigned to | [PCI Device] | Item Help |
| IRQ-4 assigned to | [PCI Device] | |
| IRQ-5 assigned to | [PCI Device] | |
| IRQ-7 assigned to | [PCI Device] | |
| IRQ-9 assigned to | [PCI Device] | |
| IRQ-10 assigned to | [PCI Device] | |
| IRQ-11 assigned to | [PCI Device] | |
| IRQ-12 assigned to | [PCI Device] | |
| IRQ-14 assigned to | [PCI Device] | |
| IRQ-15 assigned to | [PCI Device] | |

↑↓←→:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

- ü **IRQ-3 assigned to**
Options: PCI Device / Reserved
- ü **IRQ-4 assigned to**
Options: PCI Device / Reserved
- ü **IRQ-5 assigned to**
Options: PCI Device / Reserved
- ü **IRQ-7 assigned to**
Options: PCI Device / Reserved
- ü **IRQ-9 assigned to**
Options: PCI Device / Reserved
- ü **IRQ-10 assigned to**
Options: PCI Device / Reserved
- ü **IRQ-11 assigned to**
Options: PCI Device / Reserved
- ü **IRQ-12 assigned to**
Options: PCI Device / Reserved
- ü **IRQ-14 assigned to**
Options: PCI Device / Reserved
- ü **IRQ-15 assigned to**
Options: PCI Device / Reserved

5.9 PC Health Status

Phoenix - AwardBIOS CMOS Setup Utility
PC Health Status

| | | | |
|----------------------|------------|-------|-----------|
| On Die Digital Temp. | 41°C/105°F | | Item Help |
| Temp. Board | 38°C | | |
| Temp. DDR | 43°C | | |
| CPU Core | 1.00V | | |
| GMCH Core | 1.05V | | |
| CPU VTT | 1.02V | | |
| Memory 1.8 V | 1.84V | | |
| +3.3 V | 3.29V | | |
| +5.0 V | 4.99V | | |
| 12 V / DDR VTT | 12.31V | 0.91V | |
| S3.3 V / S1.2 V | 3.31V | 1.20V | |
| VBatt | 3.28V | | |
| Fan1 / 2 Speed | 0 RPM | 0 RPM | |
| Board Revision | 1 | | |

↑↓←→:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

ü **On Die Digital Temp.**

Options: none

ü **Temp. Board**

Options: none

ü **Temp. DDR**

Options: none

ü **CPU Core**

Options: none

ü **GMCH Core**

Options: none

ü **CPU VTT**

Options: none

ü **Memory 1.8 V**

Options: none

ü **+3.3 V**

Options: none

ü **+5.0 V**

Options: none

ü **12 V / DDR VTT**

Options: none

ü **S3.3 V / S1.2 V**

Options: none

ü **VBatt**

Options: none

- ü **Fan1 / 2 Speed**
Options: none

- ü **Board Revision**
Options: none

5.10 Frequency/Voltage Control

Phoenix - AwardBIOS CMOS Setup Utility
Frequency / Voltage Control

| | | |
|---------------------|-----------|-----------|
| Auto Detect PCI Clk | [Enabled] | Item Help |
| Spread Spectrum | [-0.25%] | |

↑↓←→:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help
 F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

ü **Auto Detect PCI Clk**
Options: Enabled / Disabled

ü **Spread Spectrum**
Options: -0.25% / -0.5% / -0.75% / -1% / +0.125% / +0.25% / +0.375% / +0.5%

5.11 Load Fail-Safe Defaults

If this option is chosen, the last working setup is loaded from flash. Working means that the setup setting has already led to a successful boot process.

At the first setting of the BIOS setup, safe values are loaded which lets the board boot. This status is reached again, if the board is reprogrammed with the corresponding flash-program and the required parameters.

5.12 Load Optimized Defaults

This option applies like described under "Remarks for Setup Use" (5.1).

At first start of the BIOS, optimized values are loaded from the setup, which are supposed to make the board boot. This status is achieved again, if the board is reprogrammed using the flash program with the required parameters.

5.13 Set Password

Here you can enter a password to protect the BIOS settings against unauthorized changes. Use this option with care! Forgotten or lost passwords are a frequent problem.

5.14 Save & Exit Setup

Settings are saved and the board is restarted.

5.15 Exit Without Saving

This option leaves the setup without saving any changes.

6 BIOS update

If a BIOS update becomes necessary, the program "AWDFLASH.EXE" from Phoenix Technologies is used for this. It is important, that the program is started from a DOS environment without a virtual memory manager such as for example "EMM386.EXE". In case such a memory manager is loaded, the program will stop with an error message.

The system must not be interrupted during the flash process, otherwise the update is stopped and the BIOS is destroyed afterwards.

The program should be started as follows:

```
awdflash [biosfilename] /sn /cc /cp
```

| | |
|-----|------------------------------|
| /sn | Do not save the current BIOS |
| /cc | Clear the CMOS |
| /cp | Clear the PnP information |

The erasure of CMOS and PnP is strongly recommended. This ensures, that the new BIOS works correctly and that all chipset registers, which were saved in the setup, are reinitialized through the BIOS. DMI should only be erased (option /cd) if the BIOS supplier advises to do so.

A complete description of all valid parameters is shown with the parameter "/?".

In order to make the updating process run automatically, the parameter "/py" must be added. This parameter bypasses all security checks during programming.



CAUTION

Updating the BIOS in an improper way can render the board unusable. Therefore, you should only update the BIOS if you really need the changes/corrections which come with the new BIOS version.




CAUTION


Before you proceed to update the BIOS you need to make absolutely sure that you have the right BIOS file which was issued for the exact board and exact board revision that you wish to update. If you try to update the BIOS using the wrong file the board will not start up again.

7 Mechanical Drawing

7.1 PCB: Mounting Holes



7.2 PCB: Pin 1 Dimensions




7.3 PCB: Heat Spreader



NOTE

All dimensions are in mil (1 mil = 0,0254 mm)




7.4 Heat Spreader: Chassis Mount

The figure below includes all hole spacing for each heat spreader available and can be used to aid in mating the heat spreader to a bulkhead or chassis.

i **NOTE**

Dimensions are in inch (1 in = 2.54cm; 1 mil = 0.0254 mm)



8 Technical Data

8.1 Electrical Data

Power Supply:

| | |
|--------|--|
| Board: | 5 Volt +/- 5% (5 Volt Suspend / 12 Volt Fan) |
| RTC: | >= 3 Volt |

Electric Power Consumption:

| | |
|--------|---------------|
| Board: | tbd |
| RTC: | <= 10 μ A |

8.2 Environmental Conditions

Temperature Range:

| | |
|------------|---|
| Operating: | -25°C to +70°C (using approved thermal solution) -40°C up to +85°C (when pre-screened for use with an approved thermal solution) |
| Storage: | -40°C up to +85°C |
| Shipping: | -40°C up to +85°C, for packaged boards |

Temperature Changes:

| | |
|------------|--|
| Operating: | 0.5°C per minute, 7.5°C per 30 minutes |
| Storage: | 1.0°C per minute |
| Shipping: | 1.0°C per minute, for packaged boards |

Relative Humidity:

| | |
|------------|---|
| Operating: | 5% up to 85% (non condensing) |
| Storage: | 5% up to 95% (non condensing) |
| Shipping: | 5% up to 100% (non condensing), for packaged boards |

Shock:

| | |
|------------|--|
| Operating: | 150m/s ² , 6ms |
| Storage: | 400m/s ² , 6ms |
| Shipping: | 400m/s ² , 6ms, for packaged boards |

Vibration:

| | |
|------------|---|
| Operating: | 10 up to 58Hz, 0.075mm amplitude 58 up to 500Hz, 10m/s ² |
| Storage: | 5 up to 9Hz, 3.5mm amplitude 9 up to 500Hz, 10m/s ² |
| Shipping: | 5 up to 9Hz, 3.5mm amplitude 9 up to 500Hz, 10m/s ² , for packaged boards |



CAUTION

Shock and vibration figures pertain to the motherboard alone and do not include additional components such as heat sinks, memory modules, cables etc.

8.3 Thermal Specifications

The board is specified to operate in an environmental temperature range from -25°C to +70°C when using an approved thermal solution, and an extended temperature range of -40°C to +85°C when pre-screened for use with an approved thermal solution.

Maximum die temperature is 100°C. To keep the processor under this threshold an appropriate cooling solution needs to be applied. This solution has to take typical and maximum power consumption into account. The maximum power consumption may be twice as high and should be used as a basis for the cooling concept. Additional controllers may also affect the cooling concept. The power consumption of such components may be comparable to the consumption of the processor.

The board design includes thermal solution mounting points that will provide the best possible thermal interface between die and solution. Since we take thermal solutions seriously we have several advanced, aggressive cooling solutions in our product portfolio. Please contact your sales representative to order or discuss your thermal solution needs.



CAUTION

The end customer has the responsibility to ensure that the die temperature of the processor does not exceed 100°C. Permanent overheating may destroy the board!

In case the temperature exceeds 100°C the environmental temperature must be reduced. Under certain circumstances sufficient air circulation must be provided.

I Annex: Post-Codes

| Code | Description |
|------|--|
| 01h | The Xgroup-program code is written in the random access memory from address 1000:0 onwards. |
| 03h | Initialise Variable/Routine "Superio_Early_Init". |
| 05h | 1. Cancel display 2. Cancel CMOS error flag |
| 07h | 1. Cancel 8042 (keyboard controller) Interface Register 2. Initialising and self testing of 8042 (keyboard controller) |
| 08h | 1. Test of special keyboard controllers (Winbond 977 super I/O Chip-series). 2. Enabling of the keyboard-interface register |
| 0Ah | 1. Disabling of the PS/2 mouse interface (optional). 2. Auto-detection of the connectors for Keyboard and mouse, optional: swap of PS/2 mouse ports and PS/2 interfaces. |
| 0Eh | Test of the F000h-memory segment (Read/Write ability). In case of an error a signal will come out of the loud speakers. |
| 10h | Auto-detection of the flash-rom-type and loading of the suitable Read/Write program into the run time memory segment F000 (it is required for ESCD-data & the DMI-pool-support). |
| 12h | Interface-test of the CMOS RAM-logic (walking 1's"-algorithm). Setting of the power status of the real-time-clock (RTC), afterwards test of register overflow. |
| 14h | Initialising of the chip-set with default values. They can be modified through a software (MODBIN) by the OEM-customer. |
| 16h | Initialise Variable/Routine "Early_Init_Onboard_Generator". |
| 18h | CPU auto-detection (manufacturer, SMI type (Cyrix or Intel), CPU-class (586 or 686). |
| 1Bh | Initialising if the interrupt pointer table. If nothing else is pretended, the hardware interrupts will point on "SPURIOUS_INT_HDLR and the software interrupts will point on SPURIOUS_soft_HDLR. |
| 1Dh | Initialise Variable/Routine EARLY_PM_INIT. |
| 1Fh | Load the keyboard table (Notebooks) |
| 21h | Initialising of the hardware power management (HPM) (Notebooks) |
| 23h | 1. Test the validity of the RTC-values (Example: "5Ah" is an invalid value for an RTC-minute). 2. Load the CMOS-values into the BIOS Stack. Default-values are loaded if CMOS-checksum errors occur. 3. Preparing of the BIOS 'resource map' for the PCI & plug and play configuration. If ESCD is valid, take into consideration the ESCD's legacy information. 4. Initialise the onboard clock generator. Clock circuit at non-used PCI- and DIMM slots. 5. First initialising of PCI-devices: assign PCI-bus numbers - alot memory- & I/O resources - search for functional VGA-controllers and VGA-BIOS and copy the latter into memory segment C000:0 (Video ROM Shadow). |
| 27h | Initialise cache memory for INT 09 |
| 29h | 1. Program the CPU (internal MTRR at P6 and PII) for the first memory address range (0-640K). 2. Initialising of the APIC at CPUs of the Pentium-class. 3. Program the chip-set according to the settings of the CMOS-set-up (Example: Onboard IDE-controller). 4. Measuring of the CPU clock speed. 5. Initialise the video BIOS. |
| 2Dh | 1. Initialise the "Multi-Language"-function of the BIOS 2. Soft copy, e.g. Award-Logo, CPU-type and CPU clock speed... |
| 33h | Keyboard-reset (except super I/O chips of the Winbond 977 series) |
| 3Ch | Test the 8254 (timer device) |
| 3Eh | Test the interrupt Mask bits of IRQ-channel 1 of the interrupt controller 8259. |
| 40h | Test the interrupt Mask bits of IRQ-channel 2 of the interrupt controller 8259 |
| 43h | Testing the function of the interrupt controller (8259). |
| 47h | Initialise EISA slot (if existent). |

| Code | Description |
|------|---|
| 49h | 1. Determination of the entire memory size by revising the last 32-Bit double word of each 64k memory segment. 2. Program "write allocation" at AMD K5-CPU's. |
| 4Eh | 1. Program MTRR at M1 CPU's 2. Initialise level 2-cache at CPU's of the class P6 and set the "cacheable range" of the random access memory. 3. Initialise APIC at CPU's of the class P6. 4. Only for multiprocessor systems (MP platform): Setting of the "cacheable range" on the respective smallest value (for the case of non-identical values). |
| 50h | Initialise USB interface |
| 52h | Testing of the entire random access memory and deleting of the extended memory (put on "0") |
| 55h | Only for multi processor systems (MP platform): Indicate the number of CPU's. |
| 57h | 1. Indicate the plug and play logo 2. First ISA plug and play initialising – CSN-assignment for each identified ISA plug and play device. |
| 59h | Initialise TrendMicro anti virus program code. |
| 5Bh | (Optional:) Indication of the possibility to start AWDFLASH.EXE (Flash ROM programming) from the hard disk. |
| 5Dh | 1. Initialise Variable/Routine Init_Onboard_Super_IO. 2. Initialise Variable/Routine Init_Onboard_AUDIO. |
| 60h | Release for starting the CMOS set-up (this means that before this step of POST, users are not able to access the BIOS set-up). |
| 65h | Initialising of the PS/2 mouse. |
| 67h | Information concerning the size of random access memory for function call (INT 15h with AX-Reg. = E820h). |
| 69h | Enable level 2 cache |
| 6Bh | Programming of the chip set register according to the BIOS set-up and auto-detection table. |
| 6Dh | 1. Assignment of resources for all ISA plug and play devices. 2. Assignment of the port address for onboard COM-ports (only if an automatic junction has been defined in the setup). |
| 6Fh | 1. Initialising of the floppy controller 2. Programming of all relevant registers and variables (floppy and floppy controller). |
| 73h | Optional feature: Call of AWDFLASH.EXE if: - the AWDFLASH program was found on a disk in the floppy drive. - the shortcut ALT+F2 was pressed. |
| 75h | Detection and installation of the IDE drives: HDD, LS120, ZIP, CDROM... |
| 77h | Detection of parallel and serial ports. |
| 7Ah | Co-processor is detected and enabled. |
| 7Fh | 1. Switch over to the text mode, the logo output is supported. - Indication of possibly emerged errors. Waiting for keyboard entry. - No errors emerged, respective F1 key was pressed (continue): Deleting of the EPA- or own logo. |
| 82h | 1. Call the pointer to the "chip set power management". 2. Load the text font of the EPA-logo (not if a complete picture is displayed) 3. If a password is set, it is asked here. |
| 83h | Saving of the data in the stack, back to CMOS. |
| 84h | Initialising of ISA plug and play boot drives (also Boot-ROMs) |
| 85h | 1. Final initialising of the USB-host. 2. At network PC's (Boot-ROM): Construction of a SYSID structure table 3. Backspace the scope presentation into the text mode 4. Initialise the ACPI table (top of memory). 5. Initialise and link ROMs on ISA cards 6. Assignment of PCI-IRQs 7. Initialising of the advanced power management (APM) 8. Set back the IRQ-register. |

| Code | Description |
|------|---|
| 93h | Reading in of the hard disk boot sector for the inspection through the internal anti virus program (trend anti virus code) |
| 94h | <ol style="list-style-type: none"> 1. Enabling of level 2 cache 2. Setting of the clock speed during the boot process 3. Final initialising of the chip set. 4. Final initialising of the power management. 5. Erase the onscreen and display the overview table (rectangular box). 6. Program "write allocation" at K6 CPUs (AMD) 7. Program "write combining" at P6 CPUs (INTEL) |
| 95h | <ol style="list-style-type: none"> 1. Program the changeover of summer-and winter-time 2. Update settings of keyboard-LED and keyboard repeat rates |
| 96h | <ol style="list-style-type: none"> 1. Multi processor system: generate MP-table 2. Generate and update ESCD-table 3. Correct century settings in the CMOS (20xx or 19xx) 4. Synchronise the DOS-system timer with CMOS-time 5. Generate an MSIRQ-Routing table.. |
| C0h | Chip set initialising: <ul style="list-style-type: none"> - Cut off shadow RAM - Cut off L2 cache (apron 7 or older) - Initialise chip set register |
| C1h | Memory detection: <ul style="list-style-type: none"> Auto detection of DRAM size, type and error correction (ECC or none) Auto detection of L2 cache size (apron 7 or older) |
| C3h | Unpacking of the packed BIOS program codes into the random access memory. |
| C5h | Copying of the BIOS program code into the shadow RAM (segments E000 & F000) via chipset hook. |
| CFh | Testing of the CMOS read/write functionality |
| FFh | Boot trial over boot-loader-routine (software-interrupt INT 19h) |

II Annex: Resources

A IO Range

The used resources depend on setup settings.

The given values are ranges, which are fixed by AT compatibility. Other IO ranges are used, which are dynamically adjusted by Plug & Play BIOS while booting.

| Address | Function |
|---------|-------------------------------|
| 0-FF | Reserved IO area of the board |
| 170-17F | IDE2 |
| 1F0-1F7 | IDE1 |
| 278-27F | LPT2 |
| 2E8-2EF | COM4 |
| 2F8-2FF | COM2 |
| 370-377 | FDC2 |
| 378-37F | LPT1 |
| 3BC-3BF | LPT3 |
| 3E8-3EF | COM3 |
| 3F0-3F7 | FDC1 |
| 3F8-3FF | COM1 |

B Memory Range

The used resources depend on setup settings.

If the entire range is clogged through option ROMs, these functions do not work anymore.

| Address | Function |
|-------------|---------------------------------------|
| A0000-BFFFF | VGA RAM |
| C0000-CFFFF | VGA BIOS |
| D0000-DFFFF | AHCI BIOS / RAID / PXE (if available) |
| E0000-EFFFF | System BIOS while booting |
| F0000-FFFFF | System BIOS |

C Interrupt

The used resources depend on setup settings.

The listed interrupts and their use are given through AT compatibility.

If interrupts must exclusively be available on the ISA side, they have to be reserved through the BIOS setup. The exclusivity is not given and not possible on the PCI side.

| Address | Function |
|----------|---------------|
| IRQ0 | Timer |
| IRQ1 | PS/2 Keyboard |
| IRQ2 (9) | (COM3) |
| IRQ3 | COM1 |
| IRQ4 | COM2 |
| IRQ5 | (COM4) |
| IRQ6 | FDC |
| IRQ7 | LPT1 |
| IRQ8 | RTC |
| IRQ9 | |
| IRQ10 | |
| IRQ11 | |
| IRQ12 | PS/2 Mouse |

| Address | Function |
|---------|-----------------|
| IRQ13 | FPU |
| IRQ14 | IDE Primary |
| IRQ15 | (IDE Secondary) |

D PCI Devices

All listed PCI devices exist on the board. Some PCI devices or functions of devices may be disabled in the BIOS setup. Once a device is disabled other devices may get PCI bus numbers different from the ones listed in the table.

| AD | INTA | REQ | PCI | Dev. | Fct. | Controller / Slot |
|----|------|-----|-----|------|------|--------------------------------------|
| 16 | - | - | 0 | 0 | 0 | Host Bridge (GMCH) ID27A0 |
| 18 | A | - | 0 | 2 | 0 | VGA Graphics (GMCH) ID27A2 |
| 12 | (A) | - | 0 | 28 | 0 | PCI Express Port 1 (ICH) |
| 12 | (B) | - | 0 | 28 | 1 | PCI Express Port 2 (ICH) |
| 12 | (C) | - | 0 | 28 | 2 | PCI Express Port 3 (ICH) |
| 12 | (D) | - | 0 | 28 | 3 | PCI Express Port 4 (ICH) |
| 12 | (A) | - | 0 | 28 | 4 | PCI Express Port 5 (ICH) |
| 12 | (B) | - | 0 | 28 | 5 | PCI Express Port 6 (ICH) |
| 13 | (A) | - | 0 | 29 | 0 | USB UHCI Controller #1 (ICH) ID27C8 |
| 13 | (B) | - | 0 | 29 | 1 | USB UHCI Controller #2 (ICH) ID27C9 |
| 13 | (C) | - | 0 | 29 | 2 | USB UHCI Controller #3 (ICH) ID27CA |
| 13 | (D) | - | 0 | 29 | 3 | USB UHCI Controller #4 (ICH) ID27CB |
| 13 | (A) | - | 0 | 29 | 7 | USB 2.0 EHCI Controller (ICH) ID27CC |
| 14 | - | - | 0 | 30 | 0 | PCI-to-PCI Bridge (ICH) ID244E |
| 14 | (A) | - | 0 | 30 | 2 | AC '97 Audio Controller (ICH) ID27DE |
| 14 | (B) | - | 0 | 30 | 3 | AC '97 Modem Controller (ICH) |
| 15 | - | - | 0 | 31 | 0 | LPC Controller (ICH) ID27B8 |
| 15 | (A) | - | 0 | 31 | 1 | IDE Controller (ICH) ID27DF |
| 15 | (B) | - | 0 | 31 | 2 | SATA Controller (ICH) |
| 15 | (B) | - | 0 | 31 | 3 | SMBus Controller (ICH) ID27DA |
| - | A | - | l | 0 | 0 | LAN Intel 82573E/L ID108C |
| 21 | A | 0 | m | 5 | - | mPCI Slot 1 |
| 22 | B | 1 | m | 6 | - | External Slot 2 |
| 23 | C | 2 | m | 7 | - | External Slot 3 |
| 24 | D | 3 | m | 8 | - | External Slot 4 |
| 24 | (E) | - | n | 8 | 0 | LAN Intel 82562GZ (ICH) ID27DC |

E SMB Devices

The following table contains all reserved SM-Bus device addresses in 8-bit notation. Note that external devices must not use any of these addresses even if the component mentioned in the table is not present on the motherboard.

| Address | Function |
|---------|----------------------------|
| 10-11 | Standard slave address |
| 40-41 | GPIO |
| 60-61 | BIOS internal |
| 70-73 | POST code output |
| 88-89 | BIOS-defined slave address |
| A0-A1 | DIMM 1 |
| A2-A3 | DIMM 2 |
| A4-AF | BIOS internal |
| B0-BF | BIOS internal |
| D2-D3 | Clock |