


# ADL945PC

## Manual

rev 1.5





# Contents

0	History.....	5
1	Introduction.....	6
1.1	Important Notes.....	6
1.2	Technical Support.....	6
1.3	Warranty.....	6
1.4	Return Authorization.....	6
1.5	Description of Safety Symbols.....	7
1.6	RoHS.....	7
2	Overview.....	8
2.1	Features.....	8
2.2	Specifications and Documents.....	10
3	Detailed Description.....	11
3.1	Power Supply.....	11
3.2	CPU.....	11
3.3	Memory.....	11
4	Connectors.....	12
4.1	Connector Map.....	13
4.2	Power Supply.....	14
4.3	System.....	15
4.4	Memory.....	16
4.5	PC/104-Plus Bus.....	19
4.6	VGA.....	21
4.7	LCD.....	22
4.8	USB 1 to 4, LAN, Sound.....	24
4.9	USB 5 and 6, LAN2.....	26
4.10	SATA Interfaces.....	27
4.11	IDE Interface.....	28
4.12	Parallel Interface LPT.....	29
4.13	Serial Interface COM1.....	30
4.14	Serial Interface COM2.....	31
4.15	SMBus.....	32
4.16	Monitoring Functions.....	33
5	BIOS Settings.....	34
5.1	Remarks for Setup Use.....	34
5.2	Top Level Menu.....	34
5.3	Standard CMOS Features.....	35
5.3.1	IDE Channel 0 Master/Slave.....	36
5.4	Advanced BIOS Features.....	37
5.4.1	CPU Feature.....	39
5.4.2	Hard Disk Boot Priority.....	40
5.5	Advanced Chipset Features.....	41
5.5.1	PCI Express Root Port Function.....	43
5.6	Integrated Peripherals.....	44
5.6.1	OnChip IDE Devices.....	45
5.6.2	Onboard Devices.....	46
5.6.3	SuperIO Devices.....	47

## Contents

---

5.7	Power Management Setup.....	48
5.8	PnP/PCI Configuration .....	50
5.8.1	IRQ Resources .....	52
5.9	PC Health Status.....	53
5.10	Frequency/Voltage Control .....	55
5.11	Load Fail-Safe Defaults.....	56
5.12	Load Optimized Defaults .....	56
5.13	Set Password .....	56
5.14	Save & Exit Setup .....	56
5.15	Exit Without Saving .....	56
6	BIOS update .....	57
7	Mechanical Drawing .....	58
7.1	PCB: Mounting Holes .....	58
7.2	PCB: Pin 1 Dimensions .....	59
7.3	PCB: Heat Sink .....	60
7.4	Heat Spreader: Chassis Mount .....	61
8	Technical Data.....	62
8.1	Electrical Data .....	62
8.2	Environmental Conditions .....	62
8.3	Thermal Specifications .....	63
I	Annex: Post-Codes.....	64
II	Annex: Resources .....	67
A	IO Range .....	67
B	Memory Range.....	67
C	Interrupt .....	67
D	PCI Devices.....	68
E	SMB Devices .....	68

## 0 History

Version	Changes
0.1	first preliminary release
0.2	adopted new name for form factor: "PCI-104" from <a href="http://www.pc104.org">www.pc104.org</a> , updated block diagram
0.3	numbering of USB and SATA starts at 1 in block diagram and pinout tables
0.4	updated annex (PCI and SMB devices), minor changes
1.0	- added connector map - updated block diagram - updated temperature ranges - several small changes
1.1	updated contact details, minor changes
1.2	new photographs (board rev. G4), minor changes
1.3	minor changes
1.4	updated block diagram: BIOS connected via SPI, added note concerning PS_ON, minor changes
1.5	minor changes



### **NOTE**

All company names, brand names, and product names referred to in this manual are registered or unregistered trademarks of their respective holders and are, as such, protected by national and international law.

# 1 Introduction

## 1.1 Important Notes

Please read this manual carefully before you begin installation of this hardware device. To avoid Electrostatic Discharge (ESD) or transient voltage damage to the board, adhere to the following rules at all times:

- You must discharge your body from electricity before touching this board.
- Tools you use must be discharged from electricity as well.
- Please ensure that neither the board you want to install, nor the unit on which you want to install this board, is energized before installation is completed.
- Please do not touch any devices or components on the board.



### **CAUTION**

As soon as the board is connected to a working power supply, touching the board may result in electrical shock, even if the board has not been switched on yet. Please also note that the mounting holes for heat sinks are connected to ground, so when using an externally AC powered device, a substantial ground plane differential can occur if the external device's AC power supply or cable does not include an earth ground. This could also result in electrical shock when touching the device and the heat sink simultaneously.

## 1.2 Technical Support

Technical support for this product can be obtained in the following ways:

- By contacting our support staff at +1 858-490-0597 or +49 (0) 271 250 810 0
- By contacting our staff via e-mail at [support@adl-usa.com](mailto:support@adl-usa.com) or [support@adl-europe.com](mailto:support@adl-europe.com)
- Via our website at [www.adl-usa.com/support](http://www.adl-usa.com/support) or [www.adl-europe.com/support](http://www.adl-europe.com/support)

## 1.3 Warranty

This product is warranted to be free of defects in workmanship and material. ADL Embedded Solutions' sole obligation under this warranty is to provide replacement parts or repair services at no charge, except shipping cost. Such defects which appear within 12 months of original shipment of ADL Embedded Solutions will be covered, provided a written claim for service under warranty is received by ADL Embedded Solutions no less than 30 days prior to the end of the warranty period or within 30 days of discovery of the defect – whichever comes first. Warranty coverage is contingent upon proper handling and operation of the product. Improper use such as unauthorized modifications or repair, operation outside of specified ratings, or physical damage may void any service claims under warranty.

## 1.4 Return Authorization

All equipment returned to ADL Embedded Solutions for evaluation, repair, credit return, modification, or any other reason must be accompanied by a Return Material Authorization (RMA) number. ADL Embedded Solutions requires a completed RMA request form to be submitted in order to issue an RMA number. The form can be found under the Support section at our website: [www.adl-usa.com](http://www.adl-usa.com) or [www.adl-europe.com](http://www.adl-europe.com). Submit the completed form to [support@adl-usa.com](mailto:support@adl-usa.com) or fax to +1 858-490-0599 for the USA office, or to [rma@adl-europe.com](mailto:rma@adl-europe.com) or fax to +49 (0) 271 250 810 20 to request an RMA from the European office in Germany. Following a review of the information provided, ADL Embedded Solutions will issue an RMA number.

## 1.5 Description of Safety Symbols

The following safety symbols are used in this documentation. They are intended to alert the reader to the associated safety instructions.



### ***ACUTE RISK OF INJURY!***

If you do not adhere to the safety advise next to this symbol, there is immediate danger to life and health of individuals!



### ***RISK OF INJURY!***

If you do not adhere to the safety advise next to this symbol, there is danger to life and health of individuals!



### ***HAZARD TO INDIVIDUALS, ENVIRONMENT, DEVICES, OR DATA!***

If you do not adhere to the safety advise next to this symbol, there is obvious hazard to individuals, to environment, to materials, or to data.



### ***NOTE OR POINTER***

This symbol indicates information that contributes to better understanding.

## 1.6 RoHS

The PCB and all components are RoHS compliant (RoHS = Restriction of Hazardous Substances Directive). The soldering process is lead free.



- CRT connection
- TFT connection, LVDS 18Bit
- AC97 compatible sound controller with SPDIF in and out
- RTC with external CMOS battery
- 5V single supply voltage
- PCI bus via PC/104-Plus
- PCIe connector (option), 3 lanes
- Size: 96 mm x 90 (115,5) mm

## 2.2 Specifications and Documents

In making this manual and for further reading of technical documentation, the following documents, specifications and web-pages were used and are recommended.

- § PC/104™ specification  
Version 2.5  
[www.pc104.org](http://www.pc104.org)
- § PC/104-Plus™ specification  
Version 2.0  
[www.pc104.org](http://www.pc104.org)
- § PCI-104™ specification  
Version 1.0  
[www.pc104.org](http://www.pc104.org)
- § PCI specification  
Version 2.3 resp. 3.0  
[www.pcisig.com](http://www.pcisig.com)
- § PCI-Express specification  
Version 1.1  
[www.pcisig.com](http://www.pcisig.com)
- § ACPI specification  
Version 3.0  
[www.acpi.info](http://www.acpi.info)
- § ATA/ATAPI specification  
Version 7 Rev. 1  
[www.t13.org](http://www.t13.org)
- § USB specifications  
[www.usb.org](http://www.usb.org)
- § SM-Bus specification  
Version 2.0  
[www.smbus.org](http://www.smbus.org)
- § Intel® chip set description  
Mobile Intel 945 Express Chipset Family Datasheet  
[www.intel.com](http://www.intel.com)
- § Intel® chip descriptions  
Celeron® M, Core™ Duo/Solo, Core2™ Duo  
[www.intel.com](http://www.intel.com)
- § Winbond® chip description  
W83627HG Datasheet  
[www.winbond-usa.com](http://www.winbond-usa.com) or [www.winbond.com.tw](http://www.winbond.com.tw)
- § Intel® chip description  
82562GZ Datasheet  
[www.intel.com](http://www.intel.com)
- § Intel® chip description  
82573E Datasheet  
[www.intel.com](http://www.intel.com)
- § IDT® chip description  
IDTCV111i Datasheet  
[www.idt.com](http://www.idt.com)

## 3 Detailed Description

### 3.1 Power Supply

The power supply of the hardware module is effected via the power connector. The board only requires an operating voltage of 5 volt  $\pm$  5%.

### 3.2 CPU

The board can be ordered with one of the following processors employed: Intel® Celeron® M, Intel® Core™ Duo, and Intel® Core™ 2 Duo. The package type allows a maximum die temperature of 100 degrees Celsius and accords highest possible security even in rough environment. The processor includes a second level cache of up to 4 MByte, depending on which model is used. Furthermore the processors offer many features known from the desktop range such as MMX2, serial number, loadable microcode etc.

### 3.3 Memory

There is one conventional SO-DIMM200 socket available to equip the board with memory. For technical and mechanical reasons it is possible that particular memory modules cannot be employed. Please ask your sales representative for recommended memory modules.

With currently available SO-DIMM200 modules a memory extension up to 2 GByte is possible (DDR2-667).

## 4 Connectors

This section describes all the connectors found on the ADL945PC.




### **CAUTION**

For most interfaces, the cables must meet certain requirements. For instance, USB 2.0 requires twisted and shielded cables to reliably maintain full speed data rates. Restrictions on maximum cable length are also in place for many high speed interfaces and for power supply. Please refer to the respective specifications and use suitable cables at all times.

### 4.1 Connector Map

Please use the connector map below for quick reference. Only connectors on the component side are shown. For more information on each connector refer to the table below.



Ref-No.	Function	Page
P501	"SATA Interfaces"	p. 27
P502*	"PCIe" (option)	n/a
U600*	"Memory"	p. 16
P800	"Serial Interface COM1"	p. 30
P801	"USB 1 to 4, LAN, Sound"	p. 24
P802	"Serial Interface COM2"	p. 31
P803	"IDE Interface"	p. 28
P804	"Parallel Interface LPT"	p. 29
P805/6	"LCD"	p. 22
P1200	"System"	p. 15
P1201	"PC/104-Plus Bus"	p. 19
P1202	"Power Supply"	p. 14
P1203	"SMBus"	p. 32
P1204	"Monitoring Functions"	p. 33
P1205	"VGA"	p. 21
P1206	"USB 5 and 6, LAN2"	p. 26

\* not in the picture above (cf. bottom side of board)

## 4.2 Power Supply

The power supply is effected via a 2x2pin connector (Molex PS 43045-04xx, mating connector: Molex PS 43025-04xx).


The board only requires an operating voltage of 5 volt ± 5%. 3.3V output to the PC/104-Plus bus is the only off-board supply available.

Should additional voltages be needed for PC/104-Plus expansion cards, these must be provided externally by connecting the respective pins on the PC/104-Plus connector (see below).

For maximum current availability, it is recommended to use both this power connector and the PC/104-Plus connector for power supply.

### CAUTION

The ADL945PC includes circuitry that will notify an intelligent power supply to shut down if the processor reaches a critical temperature. This is achieved by deasserting the (low-active) PS\_ON# signal found on the SM-Bus connector. When PS\_ON# is no longer pulled low, an intelligent power supply would take this as a signal to shut down power. For this to work, PS\_ON# must be connected to the power supply's PS\_ON input. If PS\_ON# is not otherwise connected, the ADL945PC can be damaged beyond repair if a thermal shutdown event occurs. In rare instances, if power is not shut down, the board will continue to heat up until failure occurs.



Description	Name	Pin	Pin	Name	Description
5 volt supply	VCC	1	2	VCC	5 volt supply
ground	GND	3	4	GND	ground

### 4.3 System


The system connector, which has the main functions that are necessary to start the board, is provided via a standard IDC socket connector with a spacing of 2.54 mm.

This connector supports the following interfaces: PS/2 keyboard, PS/2 mouse, speaker, external RTC-battery and reset of the board.



#### NOTE

For "Real Time Clock" an external battery (3.3V) must be connected. Connect "+" to VBAT and "-" to GND.




Description	Name	Pin	Name	Description	
speaker to 5 volt	SPEAKER	1	2	GND	ground
reset to ground	RESET#	3	4	KLOCK#	keyboard lock
keyboard Data	KDAT	5	6	KCLK	keyboard clock
mouse data	MDAT	7	8	MCLK	mouse clock
CMOS battery $\geq$ 3 volt	VBAT	9	10	VCC	5 volt supply

### 4.4 Memory

There is one conventional SO-DIMM200 socket available to equip the board with memory (DDR2-667). It is located on the bottom side of the board. For technical and mechanical reasons it is possible that particular memory modules cannot be employed. Please ask your sales representative for recommended memory modules.

With currently available SO-DIMM modules a memory extension up to 2 GByte is possible. The timing parameters for different memory modules are automatically set by BIOS.




Description	Name	Pin	Name	Description
memory reference current	REF	1	2	GND
ground	GND	3	4	DQ4
data 0	DQ0	5	6	DQ5
data 1	DQ1	7	8	GND
ground	GND	9	10	DQM0
data strobe 0 -	DQS0#	11	12	GND
data strobe 0 +	DQS0	13	14	DQ6
ground	GND	15	16	DQ7
data 2	DQ2	17	18	GND
data 3	DQ3	19	20	DQ12
ground	GND	21	22	DQ13
data 8	DQ8	23	24	GND
data 9	DQ9	25	26	DQM1
ground	GND	27	28	GND
data strobe 1 -	DQS1#	29	30	CK0
data strobe 1 +	DQS1	31	32	CK0#
ground	GND	33	34	GND
data 10	DQ10	35	36	DQ14
data 11	DQ11	37	38	DQ15
ground	GND	39	40	GND
ground	GND	41	42	GND
data 16	DQ16	43	44	DQ20
data 17	DQ17	45	46	DQ21
ground	GND	47	48	GND
data strobe 2 -	DQS2#	49	50	N/C

Description	Name	Pin		Name	Description
data strobe 2 +	DQS2	51	52	DQM2	data mask 2
ground	GND	53	54	GND	ground
data 18	DQ18	55	56	DQ22	data 22
data 19	DQ19	57	58	DQ23	data 23
ground	GND	59	60	GND	ground
data 24	DQ24	61	62	DQ28	data 28
data 25	DQ25	63	64	DQ29	data 29
ground	GND	65	66	GND	ground
data mask 3	DQM3	67	68	DQS3#	data strobe 3 -
reserved	N/C	69	70	DQS3	data strobe 3 +
ground	GND	71	72	GND	ground
data 26	DQ26	73	74	DQ30	data 30
data 27	DQ27	75	76	DQ31	data 31
ground	GND	77	78	GND	ground
clock enables 0	CKE0	79	80	CKE1	clock enables 1
1.8 volt supply	1.8V	81	82	1.8V	1.8 volt supply
reserved	N/C	83	84	N/C	reserved
SDRAM bank 2	BA2	85	86	N/C	reserved
1.8 volt supply	1.8V	87	88	1.8V	1.8 volt supply
address 12	A12	89	90	A11	address 11
address 9	A9	91	92	A7	address 7
address 8	A8	93	94	A6	address 6
1.8 volt supply	1.8V	95	96	1.8V	1.8 volt supply
address 5	A5	97	98	A4	address 4
address 3	A3	99	100	A12	address 2
address 1	A1	101	102	A0	address 0
1.8 volt supply	1.8V	103	104	1.8V	1.8 volt supply
address 10	A10	105	106	BA1	SDRAM bank 1
SDRAM bank 0	BA0	107	108	RAS#	row address strobe
write enable	WE#	109	110	S0#	chip select 0
1.8 volt supply	1.8V	111	112	1.8V	1.8 volt supply
column address strobe	CAS#	113	114	ODT0	on die termination 0
chip select 1	S1#	115	116	A13	address 13
1.8 volt supply	1.8V	117	118	1.8V	1.8 volt supply
on die termination 1	ODT1	119	120	N/C	reserved
ground	GND	121	122	GND	ground
data 32	DQ32	123	124	DQ36	data 36
data 33	DQ33	125	126	DQ37	data 37
ground	GND	127	128	GND	ground
data strobe 4 -	DQS4#	129	130	DQM4	data mask 4
data strobe 4 +	DQS4	131	132	GND	ground
ground	GND	133	134	DQ38	data 38
data 34	DQ34	135	136	DQ39	data 39
data 35	DQ35	137	138	GND	ground
ground	GND	139	140	DQ44	data 44
data 40	DQ40	141	142	DQ45	data 45
data 41	DQ41	143	144	GND	ground
ground	GND	145	146	DQS5#	data strobe 5 -
data mask 5	DQM5	147	148	DQS5	data strobe 5 +
ground	GND	149	150	GND	ground
data 42	DQ42	151	152	DQ46	data 46
data 43	DQ43	153	154	DQ47	data 47
ground	GND	155	156	GND	ground
data 48	DQ48	157	158	DQ52	data 52
data 49	DQ49	159	160	DQ53	data 53

Description	Name	Pin		Name	Description
ground	GND	161	162	GND	ground
test	TEST	163	164	CK1	clock 1 +
ground	GND	165	166	CK1#	clock 1 -
data strobe 6 -	DQS6#	167	168	GND	ground
data strobe 6	DQS6	169	170	DQM6	data mask 6
ground	GND	171	172	GND	ground
data 50	DQ50	173	174	DQ54	data 54
data 51	DQ51	175	176	DQ55	data 55
ground	GND	177	178	GND	ground
data 56	DQ56	179	180	DQ60	data 60
data 57	DQ57	181	182	DQ61	data 61
ground	GND	183	184	GND	ground
data mask 7	DQM7	185	186	DQS7#	data strobe 7 -
ground	GND	187	188	DQS7	data strobe 7 +
data 58	DQ58	189	190	GND	ground
data 59	DQ59	191	192	DQ62	data 62
ground	GND	193	194	DQ63	data 63
SMBus data	SDA	195	196	GND	ground
SMBus clock	SCL	197	198	SA0	SPD address
3.3 volt supply	3.3V	199	200	SA1	SPD address

### 4.5 PC/104-Plus Bus

Expansion cards can be connected to the board using the PCI connector first introduced with the PC/104-Plus standard. A maximum of four PC/104-Plus cards are supported. The interrupt routing and the IDSEL signals for the expansion cards are specified in the PC/104-Plus specification (see "Specifications and Documents", p. 10).




Description	Name	Pin	Name	Description
ground	GND	A1	B1	N/C reserved
3.3 volt - IO buffer power	VIO	A2	B2	AD2 PCI – address/data 2
PCI – address/data 5	AD5	A3	B3	GND ground
PCI – com/byte enable 0	CBE0#	A4	B4	AD7 PCI – address/data 7
ground	GND	A5	B5	AD9 PCI – address/data 9
PCI – address/data 11	AD11	A6	B6	VIO 3.3 volt - IO buffer power
PCI – address/data 14	AD14	A7	B7	AD13 PCI – address/data 13
3.3 volt supply	3.3V	A8	B8	CBE1# PCI – com/byte enable 1
PCI – system error	SERR#	A9	B9	GND ground
ground	GND	A10	B10	PERR# PCI – parity error
PCI – stop	stop#	A11	B11	3.3V 3.3 volt supply
3.3 volt supply	3.3V	A12	B12	TRDY# PCI – target ready
PCI – frame	FRAME#	A13	B13	GND ground
ground	GND	A14	B14	AD16 PCI – address/data 16
PCI – address/data 18	AD18	A15	B15	3.3V 3.3 volt supply
PCI – address/data 21	AD21	A16	B16	AD20 PCI – address/data 20
3.3 volt supply	3.3V	A17	B17	AD23 PCI – address/data 23
PCI – ID select slot 1	IDSEL0	A18	B18	GND ground
PCI – address/data 24	AD24	A19	B19	CBE3# PCI – com/byte enable 3
ground	GND	A20	B20	AD26 PCI – address/data 26
PCI – address/data 29	AD29	A21	B21	VCC 5 volt supply
5 volt supply	VCC	A22	B22	AD30 PCI – address/data 30
PCI – bus request slot 1	REQ0#	A23	B23	GND ground
ground	GND	A24	B24	REQ2# PCI – bus request slot 3
PCI – bus grant slot 4	GNT1#	A25	B25	VIO 5 volt - IO buffer power
5 volt supply	VCC	A26	B26	CLK0 PCI – clock slot 1
PCI – clock slot 3	CLK2	A27	B27	VCC 5 volt supply

Description	Name	Pin		Name	Description
ground	GND	A28	B28	INTD#	PCI – interrupt D
12V supply	12V	A29	B29	INTA#	PCI – interrupt A
-12V supply	-12V	A30	B30	REQ3#	PCI – bus request slot 4
5 volt supply	VCC	C1	D1	AD0	PCI – address/data 0
PCI – address/data 1	AD1	C2	D2	VCC	5 volt supply
PCI – address/data 4	AD4	C3	D3	AD3	PCI – address/data 3
ground	GND	C4	D4	AD6	PCI – address/data 6
PCI – address/data 8	AD8	C5	D5	GND	ground
PCI – address/data 10	AD10	C6	D6	M66EN	PCI – 66MHz enable
ground	GND	C7	D7	AD12	PCI – address/data 12
PCI – address/data 15	AD15	C8	D8	3.3V	3.3 volt supply
reserved	N/C	C9	D9	PAR	PCI – parity bit
3.3 volt supply	3.3V	C10	D10	N/C	reserved
PCI – lock	LOCK#	C11	D11	GND	ground
ground	GND	C12	D12	DEVSEL#	PCI – device select
PCI – initiator ready	IRDY#	C13	D13	3.3V	3.3 volt supply
3.3 volt supply	3.3V	C14	D14	CBE2#	PCI – com/byte enable 2
PCI – address/data 17	AD17	C15	D15	GND	ground
ground	GND	C16	D16	AD19	PCI – address/data 19
PCI – address/data 22	AD22	C17	D17	3.3V	3.3 volt supply
PCI – ID select slot 2	IDSEL1	C18	D18	IDSEL2	PCI – ID select slot 3
3,3 volt - IO buffer power	VIO	C19	D19	IDSEL3	PCI – ID select slot 4
PCI – address/data 25	AD25	C20	D20	GND	ground
PCI – address/data 28	AD28	C21	D21	AD27	PCI – address/data 27
ground	GND	C22	D22	AD31	PCI – address/data 31
PCI – bus request slot 2	REQ1#	C23	D23	VIO	3,3 volt - IO buffer power
5 volt supply	VCC	C24	D24	GNT0#	PCI – bus grant slot 1
PCI – bus grant slot 3	GNT2#	C25	D25	GND	ground
ground	GND	C26	D26	CLK1	PCI – clock slot 2
PCI – clock slot 4	CLK3	C27	D27	GND	ground
5 volt supply	VCC	C28	D28	RST#	PCI – reset
PCI – interrupt B	INTB#	C29	D29	INTC#	PCI – interrupt C
PCI – bus grant slot 4	GNT3#	C30	D30	GND	ground

## 4.6 VGA

The CRT-VGA signals are provided by a standard IDC socket connector with a spacing of 2.54 mm. This interface allows the connection of a standard VGA-monitor. I2C communication is supported.




Description	Name	Pin	Name	Description	
analog red	RED	1	2	GND	ground
analog green	GREEN	3	4	DDDA	DD data
analog blue	BLUE	5	6	DDCK	DD clock
vertikal sync	VSYNC	7	8	GND	ground
horizontal sync	HSYNC	9	10	GND	ground

### 4.7 LCD

The LCD is connected via two 15 pin connectors (Hirose DF13-15P-1.25DSA, mating connector: DF13-15S-xxx). The power supply for the display is also provided through these connectors. The ADL945PC board only supports displays with LVDS interface. For displays with digital interface an extra receiver board is available. There is no support for DSTN displays.

With the LVDS interface it is possible to trigger LVDS displays with a maximum of 18 Bit colour depth and one or two pixels per clock. For single pixel displays only one connector is necessary. However, if you want to read the display's EDID data the second connector must be connected.

The display type can be chosen over the BIOS setup. Please contact your sales representative regarding an appropriate cable to connect your display.



The following table shows the pin description for the first bit ("even" pixel).

Pin	Name	Description
1	GND	ground
2	GND	ground
3	TXO00#	LVDS even data 0 -
4	TXO00	LVDS even data 0 +
5	TXO01#	LVDS even data 1 -
6	TXO01	LVDS even data 1 +
7	TXO02#	LVDS even data 2 -
8	TXO02	LVDS even data 2 +
9	TXO0C#	LVDS even clock -
10	TXO0C	LVDS even clock +
11	TXO03#	LVDS even data 3 -
12	TXO03	LVDS even data 3 +
13	BL_VCC	switched 5 volt for backlight
14	FP_3.3V	switched 3.3 volt for display
15	FP_3.3V	switched 3.3 volt for display

The following table shows the pin description for the second bit ("odd" pixel). This connector will only be used if a display with two pixels per clockcycle is to be connected.

Pin	Name	Description
1	GND	ground
2	GND	ground
3	TXO10#	LVDS odd data 0 -
4	TXO10	LVDS odd data 0 +
5	TXO11#	LVDS odd data 1 -
6	TXO11	LVDS odd data 1 +
7	TXO12#	LVDS odd data 2 -
8	TXO12	LVDS odd data 2 +
9	TXO1C#	LVDS odd clock -
10	TXO1C	LVDS odd clock +
11	TXO13#	LVDS odd data 3 -
12	TXO13	LVDS odd data 3 +
13	DDC_CLK	EDID clock for LCD
14	DDC_DAT	EDID data for LCD
15	VCC	5 volt supply

### 4.8 USB 1 to 4, LAN, Sound

USB 1-4, LAN and sound are provided via a standard IDC socket connector with a spacing of 2.54 mm. Necessary settings can be accomplished in BIOS setup.

All USB-channels support USB 2.0. You may note that the setting of USB keyboard or USB mouse support in the BIOS-setup is only necessary and advisable, if the OS offers no USB-support. BIOS-setup can be changed with a USB keyboard without enabling USB keyboard support. Running a USB supporting OS (such as Microsoft® Windows®) with these features enabled may lead to significant performance or functionality limitations.


Every USB interface provides up to 500 mA current and is protected by an electronically resettable fuse. The LAN-interface on this connector supports 10BaseT and 100BaseT compatible network components with automatic bandwidth selection. Additional outputs are provided for status LEDs. Auto-negotiate and auto-cross functionality is available, PXE and RPL are available on request.

AC'97 - 2.3 compatible audio I/O is available on this connector. There are two ways to use these signals. Default functionality is the familiar audio in, audio out, and microphone (2-channel mode). OS dependent device drivers can switch these signals to support an 5.1 output; thus in this mode no audio input signals are available. In 2-channel mode LOUT is the only active audio output. Moth MIC inputs are available. In 6-channel mode the speaker outputs are: LOUT to Front, AUXA to Surround, MIC1 to Center and MIC2 to LFE (Sub).

The signals "SPDIFI" and "SPDIFO" provide digital input and output. If a transformation to a coaxial or optical connector is necessary this must be performed externally.

 **CAUTION**

The same IDC socket connector supports all three devices and is not "keyed"! Misconnected support cables may short two devices together and damage the board. Please check diagrams before installing any connecting cables to ensure proper connection.



Description	Name	Pin		Name	Description
5 volt for USB1	USB1 VCC	1	2	USB2 VCC	5 volt for USB2
USB- channel 1	USB1#	3	4	USB2#	USB- channel 2
USB+ channel 1	USB1	5	6	USB2	USB+ channel 2
ground	GND	7	8	GND	ground
USB+ channel 3	USB3	9	10	USB4	USB+ channel 4
USB- channel 3	USB3#	11	12	USB4#	USB- channel 4
5 volt for USB3	USB3 VCC	13	14	USB4 VCC	5 volt for USB4
LAN activity	ACTLED	15	16	SPEEDLED	LAN 10/100 speed
LAN RX+	LANRX	17	18	LANTX	LAN TX+
LAN RX-	LANRX#	19	20	LANTX#	LAN TX-
digital output SPDIF	SPDIFO	21	22	3.3V	3.3 volt supply
digital input SPDIF	SPDIFI	23	24	S_AGND	analog ground sound
sound output right / frond output right	LOUT_R / FRONT_R	25	26	LOUT_L / FRONT_L	sound output left / frond output left
AUX input right / rear output right	AUXA_R / REAR_R	27	28	AUXA_L / REAR_L	AUX input left / rear output left
microphone input 1 / center output	MIC1 / CENTER	29	30	MIC2 / LFE	microphone input 2 / LFE output


### 4.9 USB 5 and 6, LAN2

USB channels 5 and 6 are combined with LAN2 into one standard IDC socket connector with a spacing of 2.54 mm. All required settings can be accomplished in BIOS setup.

The USB channels support USB 2.0. You may note that the setting of USB keyboard or USB mouse support in the BIOS-setup is only necessary and advisable, if the OS offers no USB-support. BIOS-setup can be changed with a USB keyboard without enabling USB keyboard support. Running Windows with these features enabled may lead to significant performance or functionality limitations.

Every USB interface provides up to 500 mA current and is protected by an electronic fuse.

The LAN-interface supports 10BaseT, 100BaseT, and 1000BaseT compatible net components with automatic bandwidth selection. Additional signals are provided for status LEDs.




Description	Name	Pin	Name	Description	
5V for USB5	USB5 VCC	1	2	USB6 VCC	5V for USB6
USB- channel 5	USB5#	3	4	USB6#	USB- channel 6
USB+ channel 5	USB5	5	6	USB6	USB+ channel 6
ground	GND	7	8	GND	ground
LAN active LED	ACTLED2	9	10	LILED2	LAN link LED
LAN 1 +	LAN1	11	12	LAN0	LAN 0 +
LAN 1 -	LAN1#	13	14	LAN0#	LAN 0 -
LAN 3 +	LAN3	15	16	LAN2	LAN 2 +
LAN 3 -	LAN3#	17	18	LAN2#	LAN 2-
LAN link 100 LED	SPEED100	19	20	3.3V	3.3 volt supply

**i** **NOTE**

LAN LEDs are most commonly connected in the following way: Pins 9 and 20 are connected to a conventional LED while pins 10 and 19 are connected to a bi-color LED. The latter indicates "link" and "link100" each in a different color. In rare cases it can be desirable to have one separate LED for each of the three signals "active", "link", and "link 100". For this non-standard solution to work you need to add a 330Ohm resistor to the LILED2 line.

### 4.10 SATA Interfaces

The ADL945PC provides two SATA interfaces allowing transfer rates of up to 3 Gbit per second. These interfaces are made available via two 7 pin connectors. The required settings are made in the BIOS setup.



Pin	Name	Description
1	GND	ground
2	SATA1TX	SATA1 transmit +
3	SATA1TX#	SATA1 transmit -
4	GND	ground
5	SATA1RX	SATA1 receive +
6	SATA1RX#	SATA1 receive -
7	GND	ground


Pin	Name	Description
1	GND	ground
2	SATA2TX	SATA2 transmit +
3	SATA2TX#	SATA2 transmit -
4	GND	ground
5	SATA2RX	SATA2 receive +
6	SATA2RX#	SATA2 receive -
7	GND	ground

### 4.11 IDE Interface

The primary IDE interface is a standard IDC socket connector with a spacing of 2 mm. All commercial IDE devices are supported but an adapter to connect may be necessary. The required settings are made in the BIOS setup.

 **CAUTION**

Pins are not keyed! Please be sure to connect the cable properly, otherwise you risk damaging the IDE interface, the CPU and the drive, voiding respective warranties.




Pinout for primary IDE

Description	Name	Pin	Pin	Name	Description
reset	PRST#	1	2	GND	ground
data bit 7	PDD7	3	4	PDD8	data bit 8
data bit 6	PDD6	5	6	PDD9	data bit 9
data bit 5	PDD5	7	8	PDD10	data bit 10
data bit 4	PDD4	9	10	PDD11	data bit 11
data bit 3	PDD3	11	12	PDD12	data bit 12
data bit 2	PDD2	13	14	PDD13	data bit 13
data bit 1	PDD1	15	16	PDD14	data bit 14
data bit 0	PDD0	17	18	PDD15	data bit 15
ground	GND	19	20	N/C	reserved
DMA request signal	PDDREQ	21	22	GND	ground
write signal	PDIOW#	23	24	GND	ground
read signal	PDIOR#	25	26	GND	ground
ready signal	PDRDY	27	28	N/C	reserved
DMA acknowledge signal	PDDACK#	29	30	GND	ground
interrupt signal	PDIRQ	31	32	N/C	reserved
address bit 1	PDA1	33	34	PDMA66EN	enable UDMA66
address bit 0	PDA0	35	36	PDA2	address bit 2
chip select signal 0	PDSC0#	37	38	PDCS1#	chip select signal 1
reserved	N/C	39	40	GND	ground
supply HDD 5V	VCC	41	42	VCC	supply HDD 5V
ground	GND	43	44	N/C	reserved

### 4.12 Parallel Interface LPT

The parallel interface is a standard IDC socket connector with a spacing of 2.54 mm. The port address and the interrupt are set via the BIOS setup.

The parallel port may be selected in BIOS-setup to interface to a standard PC floppy drive, but a special cable is required for such operation. Please contact your sales representative for such a cable.



Pinout LPT interface (FDC signals in brackets):

Description	Name	Pin	Pin	Name	Description
strobe	STB#	1	2	AFD# (DRV DEN0)	automatic line feed (drive density 0)
LPT data 0 (Index)	PD0 (IDX#)	3	4	ERR# (HDSL#)	error (head select)
LPT data 1 (track 0)	PD1 (TR0#)	5	6	INIT# (DIR#)	init (direction)
LPT data 2 (write protect)	PD2 (WPRT#)	7	8	SLIN# (STP#)	select input (step)
LPT data 3 (read data)	PD3 (RDATA#)	9	10	GND	ground
LPT data 4 (disk change)	PD4 (DC#)	11	12	GND	ground
LPT data 5	PD5	13	14	GND	ground
LPT data 6 (motor 0)	PD6 (MT0#)	15	16	GND	ground
LPT data 7 (drive select 0)	PD7 (DR0#)	17	18	GND	ground
acknowledge (drive select 1)	ACK# (DR1#)	19	20	GND	ground
busy (motor 1)	BUSY (MT1#)	21	22	GND	ground
paper end (write data)	PE (WD#)	23	24	GND	ground
select printer (write enable)	SLCT (WG#)	25	26	VCC	5 volt supply

## 4.13 Serial Interface COM1


The serial interface is a standard IDC socket connector with a spacing of 2.54 mm. Signals default to RS232 but can be ordered as TTL level too.

The port address and the interrupt are set via the BIOS setup.



### CAUTION

COM 1 & 2 cables are not the same pin orientation and you may damage the COM interface and CPU attached if you use the incorrect COM cable.




Description	Name	Pin	Name	Description	
data carrier detect	DCD	1	2	DSR	data set ready
receive data	RXD	3	4	RTS	request to send
transmit data	TXD	5	6	CTS	clear to send
data terminal ready	DTR	7	8	RI	ring indicator
ground	GND	9	10	VCC	5 volt supply

### 4.14 Serial Interface COM2

The serial interface is a standard IDC socket connector with a spacing of 2.54 mm. Signals default to RS232 but can be ordered as TTL level too. The port address and the interrupt are set via the BIOS setup.

 **CAUTION**

COM 1 & 2 cables are not the same pin orientation and you may damage the COM interface and CPU attached if you use the incorrect COM cable.




Description	Name	Pin	Name	Description	
data carrier detect	DCD	1	2	DSR	data set ready
receive data	RXD	3	4	RTS	request to send
transmit data	TXD	5	6	CTS	clear to send
data terminal ready	DTR	7	8	RI	ring indicator
ground	GND	9	10	VCC	5 volt supply

### 4.15 SMBus

The ADL945PC can communicate with external devices via the SMBus protocol. The signals for this protocol are available through a standard IDC socket connector with a spacing of 2.54 mm. A 3.3 volt power supply is also available for these SMBus devices. Additionally, you can use this connector to access the PWRBTN# and PS\_ON# signals used for power control. If PWRBTN# is held low for four seconds an unconditional hardware power-down event will occur.

 **CAUTION**


The ADL945PC includes circuitry that will notify an intelligent power supply to shut down if the processor reaches a critical temperature. This is achieved by deasserting the (low-active) PS\_ON# signal found on the SM-Bus connector. When PS\_ON# is no longer pulled low, an intelligent power supply would take this as a signal to shut down power. For this to work, PS\_ON# must be connected to the power supply's PS\_ON input. If PS\_ON# is not otherwise connected, the ADL945PC can be damaged beyond repair if a thermal shutdown event occurs. In rare instances, if power is not shut down, the board will continue to heat up until failure occurs.



Pin	Name	Description
1	3.3V	3.3 volt supply
2	CS-SMB-CLK	SMBus clock
3	CS-SMB-DAT	SMBus data
4	SMB-ALERT#	SMBus alert
5	PWRBTN#	power button
6	PS_ON#	power supply on
7	GND	ground

## 4.16 Monitoring Functions

Additional monitoring functions, such as the status of the fan or of other devices connected over SM-Bus (e. g. temperature sensor), are accessible via an 8 pin connector (JST BM08B-SRSS-TB, mating connector: SHR-08V-S(-B)).



Pin	Name	Description
1	3.3V	3.3 volt supply
2	CS-SMB-CLK	SMBus clock
3	CS-SMB-DAT	SMBus data
4	GND	ground
5	FANON1	5 volt supply (switched)
6	FANCTRL1	fan 1 monitoring signal
7	VCC	5 volt supply
8	FANCTRL3	fan 3 monitoring signal

# 5 BIOS Settings

## 5.1 Remarks for Setup Use

In a setup page, standard values for its setup entries can be loaded. Fail-safe defaults are loaded with F6 and optimized defaults are loaded with F7. These standard values are independent of the fact that a board has successfully booted with a setup setting before.

This is different if these defaults are called from the Top Menu. Once a setup setting was saved, which subsequently leads to a successful boot process, those values are loaded as default for all setup items afterwards.


See also the chapters "Load Fail-Safe Defaults" (5.10) and "Load Optimized Defaults" (5.11).



### NOTE

BIOS features and setup options are subject to change without notice. The settings displayed in the screenshots on the following pages are meant to be examples only. They do not represent the recommended settings or the default settings. Determination of the appropriate settings is dependent upon the particular application scenario in which the board is used.

## 5.2 Top Level Menu



The sign „▶“ in front of an item means that there is a sub menu.

The „x“ sign in front of an item means, that the item is disabled but can be enabled by changing or selecting some other item (usually somewhere above the disabled item on the same screen).

Use the arrow buttons to navigate from one item to another. For selecting an item press Enter which will open either a sub menu or a dialog screen.

## 5.3 Standard CMOS Features

Phoenix - AwardBIOS CMOS Setup Utility  
Standard CMOS Features

Date (mm:dd:yy)	Thu, Jan 25 2007	Item Help	
Time (hh:mm:ss)	11 : 13 : 35		
▶ IDE Channel 0 Master	[ None]		
▶ IDE Channel 0 Slave	[ None]		
Drive A	[None]		
Halt On	[No Errors]		
Base Memory	640K		
Extended Memory	2086912K		
Total Memory	2087936K		
↑↓←→:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults			

### ü Date (mm:dd:yy)

Options: mm: month  
dd: day  
yy: year

### ü Time (hh:mm:ss)

Options: hh: hours  
mm: minutes  
ss: seconds

### ü IDE Channel 0 Master

Sub menu: see "IDE Channel 0 Master/Slave" (p. 36)

### ü IDE Channel 0 Slave

Sub menu: see "IDE Channel 0 Master/Slave" (p. 36)

### ü Drive A

Options: None / 360K, 5.25 in. / 1.2M, 5.25 in. / 720K, 3.5 in. / 1.44M, 3.5 in. / 2.88M, 3.5 in.

### ü Halt On

Options: All Errors / No Errors / All, But Keyboard / All, But Diskette / All, But Disk/Key

### ü Base Memory

Options: none

### ü Extended Memory

Options: none

### ü Total Memory

Options: none

### 5.3.1 IDE Channel 0 Master/Slave

Phoenix - AwardBIOS CMOS Setup Utility  
IDE Channel 0 Master

IDE HDD Auto-Detection	[Press Enter]	Item Help
IDE Channel 0 Master	[Auto]	
Access Mode	[Auto]	
Capacity	0 MB	
Cylinder	0	
Head	0	
Precomp	0	
Landing Zone	0	
Sector	0	

↑↓←→:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help  
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

#### ü IDE HDD Auto-Detection

Options: none

#### ü IDE Channel 0 Master

Options: None / Auto / Manual

#### ü Access Mode

Options: CHS / LBA / Large / Auto

#### ü Capacity

Options: none

#### ü Cylinder

Options: none

#### ü Head

Options: none

#### ü Precomp

Options: none

#### ü Landing Zone

Options: none

#### ü Sector

Options: none

## 5.4 Advanced BIOS Features

Phoenix - AwardBIOS CMOS Setup Utility  
Advanced BIOS Features

		Item Help
▶ CPU Feature	[Press Enter]	
▶ Hard Disk Boot Priority	[Press Enter]	
Virus Warning	[Disabled]	
CPU L1 & L2 Cache	[Enabled]	
CPU L3 Cache	[Enabled]	
Quick Power On Self Test	[Enabled]	
First Boot Device	[Hard Disk]	
Second Boot Device	[Hard Disk]	
Third Boot Device	[Disabled]	
Boot Other Device	[Enabled]	
Boot Up Floppy Seek	[Disabled]	
Boot Up NumLock Status	[On]	
Gate A20 Option	[Fast]	
Typematic Rate Setting	[Disabled]	
x Typematic Rate (Chars/Sec)	6	
x Typematic Delay (Msec)	250	
Security Option	[Setup]	
APIC Mode	[Enabled]	
MPS Version Control For OS	[1.4]	
OS Select For DRAM > 64MB	[Non OS2]	
HDD S.M.A.R.T. Capability	[Enabled]	
Full Screen LOGO Show	[Disabled]	

↑↓←→:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help  
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

ü **CPU Feature**

Sub menu: see "CPU Feature" (p. 39)

ü **Hard Disk Boot Priority**

Sub menu: see "Hard Disk Boot Priority" (p. 40)

ü **Virus Warning**

Options: Enabled / Disabled

ü **CPU L1 & L2 Cache**

Options: Enabled / Disabled

ü **CPU L3 Cache**

Options: Enabled / Disabled

ü **Quick Power On Self Test**

Options: Enabled / Disabled

ü **First Boot Device**

Options: Floppy / LS120 / Hard Disk / CDROM / ZIP100 / USB-FDD / USB-ZIP / USB-CDROM / LAN / Disabled

ü **Second Boot Device**

Options: Floppy / LS120 / Hard Disk / CDROM / ZIP100 / USB-FDD / USB-ZIP / USB-CDROM / LAN / Disabled

ü **Third Boot Device**

Options: Floppy / LS120 / Hard Disk / CDROM / ZIP100 / USB-FDD / USB-ZIP / USB-CDROM / LAN / Disabled

ü **Boot Other Device**

Options: Enabled / Disabled

- ü **Boot Up Floppy Seek**  
Options: Enabled / Disabled
- ü **Boot Up NumLock Status**  
Options: Off / On
- ü **Gate A20 Option**  
Options: Normal / Fast
- ü **Typematic Rate Setting**  
Options: Enabled / Disabled
- ü **Typematic Rate (Chars/Sec)**  
Options: 6 / 8 / 10 / 12 / 15 / 20 / 24 / 30
- ü **Typematic Delay (Msec)**  
Options: 250 / 500 / 750 / 1000
- ü **Security Option**  
Options: Setup / System
- ü **APIC Mode**  
Options: Enabled / Disabled
- ü **MPS Version Control For OS**  
Options: 1.1 / 1.4
- ü **OS Select For DRAM > 64MB**  
Options: Non-OS2 / OS2
- ü **HDD S.M.A.R.T. Capability**  
Options: Enabled / Disabled
- ü **Full Screen LOGO Show**  
Options: Enabled / Disabled

### 5.4.1 CPU Feature


Phoenix - AwardBIOS CMOS Setup Utility  
CPU Feature

Delay Prior to Thermal	[TM disable]	Item Help
C1E Function	[Auto]	
Execute Disable Bit	[Enabled]	
Virtualization Technology	[Enabled]	

↑↓←→:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help  
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

- ü **Delay Prior to Thermal**  
Options: 4 Min / 8 Min / 16 Min / 32 Min / TM disable
  
- ü **C1E Function**  
Options: Auto / Disabled
  
- ü **Execute Disable Bit**  
Options: Enabled / Disabled
  
- ü **Virtualization Technology**  
Options: Enabled / Disabled

## 5.4.2 Hard Disk Boot Priority



### ü [list of available devices]

Options: this dialog allows you to set the order in which the available bootable devices shall be accessed for an attempt to boot.

### ü Attention!

in this sub menu the buttons <Page Up>, <Page Down>, <+> and <-> have a different function than in the rest of the setup: They serve to move the items of the list up or down.

## 5.5 Advanced Chipset Features

Phoenix - AwardBIOS CMOS Setup Utility  
Advanced Chipset Features

		Item Help
DRAM Timing Selectable	[By SPD]	
x CAS Latency Time	Auto	
x DRAM RAS# to CAS# Delay	Auto	
x DRAM RAS# Precharge	Auto	
x Precharge delay (tRAS)	Auto	
x System Memory Frequency	Auto	
SLP_S4# Assertion Width	[4 to 5 Sec.]	
System BIOS Cacheable	[Enabled]	
Video BIOS Cacheable	[Disabled]	
Memory Hole At 15M-16M	[Disabled]	
▶ PCI Express Root Port Func	[Press Enter]	
** VGA Setting **		
PEG/Onchip VGA Control	[Auto]	
On-Chip Frame Buffer Size	[ 8MB]	
DVMT Mode	[DVMT]	
DVMT/FIXED Memory Size	[ 128MB]	
Boot Display	[Auto]	
Panel Scaling	[Auto]	
Panel Number	[ 640x480]	

↑↓←→:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help  
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

- ü **DRAM Timing Selectable**  
Options: By SPD / Manual
- ü **CAS Latency Time**  
Options: 5 / 4 / 3 / 6 / Auto
- ü **DRAM RAS# to CAS# Delay**  
Options: 2 / 3 / 4 / 5 / 6 / Auto
- ü **DRAM RAS# Precharge**  
Options: 2 / 3 / 4 / 5 / 6 / Auto
- ü **Precharge delay (tRAS)**  
Options: Auto / 4 / 5 / 6 / 7 / 8 / 10 / 11 / 12 / 13 / 14 / 15
- ü **System Memory Frequency**  
Options: Auto / 533MHz / 667MHz
- ü **SLP\_S4# Assertion Width**  
Options: 4 to 5 Sec. / 3 to 4 Sec. / 2 to 3 Sec. / 1 to 2 Sec.
- ü **System BIOS Cacheable**  
Options: Enabled / Disabled
- ü **Video BIOS Cacheable**  
Options: Enabled / Disabled
- ü **Memory Hole At 15M-16M**  
Options: Enabled / Disabled
- ü **PCI Express Root Port Func**  
Sub menu: see "PCI Express Root Port Function" (p. 43)
- ü **PEG/Onchip VGA Control**  
Options: Onchip VGA / PEG Port / Auto

**ü On-Chip Frame Buffer Size**

Options: 1MB / 8MB

**ü DVMT Mode**

Options: FIXED / DVMT / BOTH

**ü DVMT/FIXED Memory Size**

Options: 64MB / 128MB / 224MB

**ü Boot Display**

Options: Auto / CRT / TV / EFP / LFP

**ü Panel Scaling**

Options: Auto / On / Off

**ü Panel Number**Options: 640x480 / 800x600 / 1024x768 / 1280x1024 / 1400x1050 / 1600x1200 / 1280x768 /  
1680x1050 / 1920x1200 / 1280x800 / 1440x900

## 5.5.1 PCI Express Root Port Function

Phoenix - AwardBIOS CMOS Setup Utility  
PCI Express Root Port Func

PCI Express Port 1	[Auto]	Item Help
PCI Express Port 2	[Auto]	
PCI Express Port 3	[Auto]	
PCI Express Port 4	[Auto]	
PCI-E Compliancy Mode	[v1.0a]	

↑↓←→:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help  
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

### ü PCI Express Port 1

Options: Auto / Enabled / Disabled

### ü PCI Express Port 2

Options: Auto / Enabled / Disabled

### ü PCI Express Port 3

Options: Auto / Enabled / Disabled

### ü PCI Express Port 4

Options: Auto / Enabled / Disabled

### ü PCI-E Compliancy Mode

Options: v1.0a / v1.0

## 5.6 Integrated Peripherals

Phoenix - AwardBIOS CMOS Setup Utility  
Integrated Peripherals

▶ OnChip IDE Device	[Press Enter]	Item Help
▶ Onboard Device	[Press Enter]	
▶ SuperIO Device	[Press Enter]	

↑↓←→:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help  
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

### ü OnChip IDE Device

Sub menu: see "OnChip IDE Devices" (p. 45)

### ü Onboard Device

Sub menu: see "Onboard Devices" (p. 46)

### ü SuperIO Device

Sub menu: see "SuperIO Devices" (p. 47)

### 5.6.1 OnChip IDE Devices

Phoenix - AwardBIOS CMOS Setup Utility  
OnChip IDE Device

IDE HDD Block Mode	[Enabled]	Item Help
IDE DMA transfer access	[Enabled]	
On-Chip Primary PCI IDE	[Enabled]	
IDE Primary Master PIO	[Auto]	
IDE Primary Slave PIO	[Auto]	
IDE Primary Master UDMA	[Auto]	
IDE Primary Slave UDMA	[Auto]	
*** On-Chip Serial ATA Setting ***		
SATA Mode	[IDE]	
On-Chip Serial ATA	[Disabled]	
SATA PORT Speed Settings	[Disabled]	
PATA IDE Mode	[Primary]	
SATA Port	P1,P3 is Secondary	

↑↓←→:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help  
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

- ü **IDE HDD Block Mode**  
Options: Enabled / Disabled
- ü **IDE DMA transfer access**  
Options: Enabled / Disabled
- ü **On-Chip Primary PCI IDE**  
Options: Enabled / Disabled
- ü **IDE Primary Master PIO**  
Options: Auto / Mode 0 / Mode 1 / Mode 2 / Mode 3 / Mode 4
- ü **IDE Primary Slave PIO**  
Options: Auto / Mode 0 / Mode 1 / Mode 2 / Mode 3 / Mode 4
- ü **IDE Primary Master UDMA**  
Options: Disabled / Auto
- ü **IDE Primary Slave UDMA**  
Options: Disabled / Auto
- ü **SATA Mode**  
Options: IDE / RAID / AHCI
- ü **On-Chip Serial ATA**  
Options: Disabled / Auto / Combined Mode / Enhanced Mode / SATA Only
- ü **SATA PORT Speed Settings**  
Options: Disabled / Force GEN I / Force GEN II
- ü **PATA IDE Mode**  
Options: none
- ü **SATA Port**  
Options: none

## 5.6.2 Onboard Devices

Phoenix - AwardBIOS CMOS Setup Utility  
Onboard Device

USB Controller	[Enabled]	Item Help
USB 2.0 Controller	[Enabled]	
USB Keyboard Support	[Disabled]	
Azalia/AC97 Audio	[Auto]	

↑↓←→:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help  
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

### ü USB Controller

Options: Enabled / Disabled

### ü USB 2.0 Controller

Options: Enabled / Disabled

### ü USB Keyboard Support

Options: Enabled / Disabled

### ü Azalia/AC97 Audio Select

Options: Auto / Azalia / AC97 Audio and Modem / AC97 Audio only / AC97 Modem only / All Disabled

### 5.6.3 SuperIO Devices

Phoenix - AwardBIOS CMOS Setup Utility  
SuperIO Device

Onboard FDC Controller	[Enabled]	Item Help
Onboard Serial Port 1	[3F8/IRQ4]	
Onboard Serial Port 2	[2F8/IRQ3]	
UART Mode Select	[Normal]	
x RxD , TxD Active	Hi,Lo	
x IR Transmission Delay	Enabled	
x UR2 Duplex Mode	Half	
x Use IR Pins	RxD2,TxD2	
Onboard Parallel Port	[378/IRQ7]	
Parallel Port Mode	[SPP]	
EPP Mode Select	[EPP1.7]	
ECP Mode Use DMA	[3]	

↑↓←→:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help  
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

ü **Onboard FDC Controller**

Options: Enabled / Disabled

ü **Onboard Serial Port 1**

Options: Disabled / 3F8/IRQ4 / 2F8/IRQ3 / 3E8/IRQ4 / 2E8/IRQ3 / Auto

ü **Onboard Serial Port 2**

Options: Disabled / 3F8/IRQ4 / 2F8/IRQ3 / 3E8/IRQ4 / 2E8/IRQ3 / Auto

ü **UART Mode Select**

Options: IrDA / ASKIR / Normal

ü **RxD , TxD Active**

Options: Hi,Hi / Hi,Lo / Lo,Hi / Lo,Lo

ü **IR Transmission Delay**

Options: Enabled / Disabled

ü **UR2 Duplex Mode**

Options: Full / Half

ü **Use IR Pins**

Options: RxD2,TxD2 / IR-Rx2Tx2

ü **Onboard Parallel Port**

Options: Disabled / 378/IRQ7 / 278/IRQ5 / 3BC/IRQ7

ü **Parallel Port Mode**

Options: SPP / EPP / ECP / ECP+EPP / Normal

ü **EPP Mode Select**

Options: EPP1.9 / EPP1.7

ü **ECP Mode Use DMA**

Options: 1 / 3

## 5.7 Power Management Setup

Phoenix - AwardBIOS CMOS Setup Utility  
Power Management Setup

ACPI Function	[Enabled]	Item Help
ACPI Suspend Type	[S1(POS)]	
Run VGABIOS if S3 Resume	Yes	
Power Management	[User Define]	
Video Off Method	[DPMS]	
Video Off in Suspend	[Yes]	
Suspend Type	[Stop Grant]	
Modem Use IRQ	[3]	
Suspend Mode	[Disabled]	
HDD Power Down	[Disabled]	
Soft-Off by PWR-BTTN	[Instant-Off]	
PWRON After PWR-Fail	[On]	
Wake-Up by PCI card	[Disabled]	
Power On by Ring	[Disabled]	
x USB KB Wake-Up From S3	Disabled	
Resume by Alarm	[Disabled]	
x Date(of Month) Alarm	0	
x Time(hh:mm:ss)	0 : 0 : 0	

↑↓←→:Move Enter:Select +/-/PU/PD=Value F10:Save ESC:Exit F1:Help  
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

### ü ACPI function

Options: Enabled / Disabled

### ü ACPI Suspend Type

Options: S1(POS) / S3(STR) / S1&S3

### ü Run VGABIOS if S3 Resume

Options: Auto / Yes / No

### ü Power Management

Options: User Define / Min Saving / Max Saving

### ü Video Off Method

Options: Blank Screen / V/H SYNC+Blank / DPMS

### ü Video Off In Suspend

Options: No / Yes

### ü Suspend Type

Options: Stop Grant / PwrOn Suspend

### ü MODEM Use IRQ

Options: NA / 3 / 4 / 5 / 7 / 9 / 10 / 11

### ü Suspend Mode

Options: Disabled / 1 Min / 2 Min / 4 Min / 8 Min / 12 Min / 20 Min / 30 Min / 40 Min / 1 Hour

### ü HDD Power Down

Options: Disabled / 1 Min ... 15 Min

### ü Soft-Off by PWR-BTTN

Options: Instant-Off / Delay 4 Sec

### ü PWRON After PWR-Fail

Options: Former Sts / On / Off

- ü **Wake Up by PCI Card**  
Options: Enabled / Disabled
- ü **Power-On by Ring**  
Options: Enabled / Disabled
- ü **USB KB Wake Up From S3**  
Options: Enabled / Disabled
- ü **Resume by Alarm**  
Options: Enabled / Disabled
- ü **Date(of Month) Alarm**  
Options: 1 / ... / 31
- ü **Time (hh:mm:ss) Alarm**  
Options: [hh], [mm] und [ss] eintragen
- ü **Primary IDE 0**  
Options: Enabled / Disabled
- ü **Primary IDE 1**  
Options: Enabled / Disabled
- ü **Secondary IDE 0**  
Options: Enabled / Disabled
- ü **Secondary IDE 1**  
Options: Enabled / Disabled
- ü **FDD,COM,LPT Port**  
Options: Enabled / Disabled
- ü **PCI PIRQ[A-D]#**  
Options: Enabled / Disabled
- ü **HPET Support**  
Options: Enabled / Disabled
- ü **HPET Mode**  
Options: 32-bit mode / 64-bit mode

## 5.8 PnP/PCI Configuration

Phoenix - AwardBIOS CMOS Setup Utility  
PNP/PCI Configurations

Init Display First	[PCI Slot]	Item Help
Reset Configuration Data	[Disabled]	
Resources Controlled By	[Manual]	
▶ IRQ Resources	[Press Enter]	
PCI/VGA Palette Snoop	[Disabled]	
INT Pin 1 Assignment	[Auto]	
INT Pin 2 Assignment	[Auto]	
INT Pin 3 Assignment	[Auto]	
INT Pin 4 Assignment	[Auto]	
INT Pin 5 Assignment	[Auto]	
INT Pin 6 Assignment	[Auto]	
INT Pin 7 Assignment	[Auto]	
INT Pin 8 Assignment	[Auto]	
** PCI Express relative Maximum Payload Size	items ** [128]	

↑↓←→:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help  
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

### ü Init Display First

Options: PCI Slot / Onboard

### ü Reset Configuration Data

Options: Enabled / Disabled

### ü Resources Controlled By

Options: Auto(ESCD) / Manual

### ü IRQ Resources

Sub menu: see "IRQ Resources" (p. 52)

### ü PCI/VGA Palette Snoop

Options: Enabled / Disabled

### ü INT Pin 1 Assignment

Options: Auto / 3 / 4 / 5 / 7 / 9 / 10 / 11 / 12 / 14 / 15

### ü INT Pin 2 Assignment

Options: Auto / 3 / 4 / 5 / 7 / 9 / 10 / 11 / 12 / 14 / 15

### ü INT Pin 3 Assignment

Options: Auto / 3 / 4 / 5 / 7 / 9 / 10 / 11 / 12 / 14 / 15

### ü INT Pin 4 Assignment

Options: Auto / 3 / 4 / 5 / 7 / 9 / 10 / 11 / 12 / 14 / 15

### ü INT Pin 5 Assignment

Options: Auto / 3 / 4 / 5 / 7 / 9 / 10 / 11 / 12 / 14 / 15

### ü INT Pin 6 Assignment

Options: Auto / 3 / 4 / 5 / 7 / 9 / 10 / 11 / 12 / 14 / 15

### ü INT Pin 7 Assignment

Options: Auto / 3 / 4 / 5 / 7 / 9 / 10 / 11 / 12 / 14 / 15

**ü INT Pin 8 Assignment**

Options: Auto / 3 / 4 / 5 / 7 / 9 / 10 / 11 / 12 / 14 / 15

**ü Maximum Payload Size**

Options: 128 / 256 / 512 / 1024 / 2048 / 4096

(Note: The Intel® 945GM and SCH US15W chipsets only support an MPL of 128B)

## 5.8.1 IRQ Resources

Phoenix - AwardBIOS CMOS Setup Utility  
IRQ Resources

IRQ-3 assigned to	[PCI Device]	Item Help
IRQ-4 assigned to	[PCI Device]	
IRQ-5 assigned to	[PCI Device]	
IRQ-7 assigned to	[PCI Device]	
IRQ-9 assigned to	[PCI Device]	
IRQ-10 assigned to	[PCI Device]	
IRQ-11 assigned to	[PCI Device]	
IRQ-12 assigned to	[PCI Device]	
IRQ-14 assigned to	[PCI Device]	
IRQ-15 assigned to	[PCI Device]	

↑↓←→:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help  
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

- ü **IRQ-3 assigned to**  
Options: PCI Device / Reserved
- ü **IRQ-4 assigned to**  
Options: PCI Device / Reserved
- ü **IRQ-5 assigned to**  
Options: PCI Device / Reserved
- ü **IRQ-7 assigned to**  
Options: PCI Device / Reserved
- ü **IRQ-9 assigned to**  
Options: PCI Device / Reserved
- ü **IRQ-10 assigned to**  
Options: PCI Device / Reserved
- ü **IRQ-11 assigned to**  
Options: PCI Device / Reserved
- ü **IRQ-12 assigned to**  
Options: PCI Device / Reserved
- ü **IRQ-14 assigned to**  
Options: PCI Device / Reserved
- ü **IRQ-15 assigned to**  
Options: PCI Device / Reserved

## 5.9 PC Health Status

Phoenix - AwardBIOS CMOS Setup Utility  
PC Health Status

Shutdown Temperature	[Disabled]	Item Help
On Die Digital Temp.	54°C	
Temp. Board	46°C	
CPU Core	1.12V	
GMCH Core	1.05V	
CPU VTT	1.07V	
Memory 1.8V	1.84V	
+3.3 V	3.29V	
+5.0 V	4.99V	
VBatt	2.65V	
Fan1 Speed	12500 RPM	
Fan2 Speed	0 RPM	
Fan3 Speed	0 RPM	
Board Revision	0	

↑↓←→:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help  
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

ü **Shutdown Temperature**

Options: 60°C/140°F / 65°C/149°F / 70°C/158°C / Disabled

ü **On Die Digital Temp.**

Options: none

ü **Temp. Board**

Options: none

ü **CPU Core**

Options: none

ü **GMCH Core**

Options: none

ü **CPU VTT**

Options: none

ü **Memory 1.8 V**

Options: none

ü **+3.3 V**

Options: none

ü **+5.0 V**

Options: none

ü **VBatt**

Options: none

ü **Fan1 Speed**

Options: none

ü **Fan2 Speed**

Options: none

ü **Fan3 Speed**

Options: none

ü **Board Revision**

Options: none

## 5.10 Frequency/Voltage Control

Phoenix - AwardBIOS CMOS Setup Utility  
Frequency / Voltage Control

Auto Detect PCI Clk	[Enabled]	Item Help
Spread Spectrum	[-0.25%]	

↑↓←→:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help  
 F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

**ü Auto Detect PCI Clk**

Options: Enabled / Disabled

**ü Spread Spectrum**

Options: -0.25% / -0.5% / -0.75% / -1% / +0.125% / +0.25% / +0.375% / +0.5%

## 5.11 Load Fail-Safe Defaults

If this option is chosen, the last working setup is loaded from flash. Working means that the setup setting has already led to a successful boot process.

At the first setting of the BIOS setup, safe values are loaded which lets the board boot. This status is reached again, if the board is reprogrammed with the corresponding flash-program and the required parameters.

## 5.12 Load Optimized Defaults

This option applies like described under "Remarks for Setup Use" (5.1).

At first start of the BIOS, optimized values are loaded from the setup, which are supposed to make the board boot. This status is achieved again, if the board is reprogrammed using the flash program with the required parameters.

## 5.13 Set Password

Here you can enter a password to protect the BIOS settings against unauthorized changes. Use this option with care! Forgotten or lost passwords are a frequent problem.

## 5.14 Save & Exit Setup

Settings are saved and the board is restarted.

## 5.15 Exit Without Saving

This option leaves the setup without saving any changes.

## 6 BIOS update

If a BIOS update becomes necessary, the program "AWDFLASH.EXE" from Phoenix Technologies is used for this. It is important, that the program is started from a DOS environment without a virtual memory manager such as for example "EMM386.EXE". In case such a memory manager is loaded, the program will stop with an error message.

The system must not be interrupted during the flash process, otherwise the update is stopped and the BIOS is destroyed afterwards.

The program should be started as follows:

```
awdflash [biosfilename] /sn /cc /cp
```

/sn	Do not save the current BIOS
/cc	Clear the CMOS
/cp	Clear the PnP information

The erasure of CMOS and PnP is strongly recommended. This ensures, that the new BIOS works correctly and that all chipset registers, which were saved in the setup, are reinitialized through the BIOS. DMI should only be erased (option /cd) if the BIOS supplier advises to do so.

A complete description of all valid parameters is shown with the parameter "/?".

In order to make the updating process run automatically, the parameter "/py" must be added. This parameter bypasses all security checks during programming.



### **CAUTION**

Updating the BIOS in an improper way can render the board unusable. Therefore, you should only update the BIOS if you really need the changes/corrections which come with the new BIOS version.



### **CAUTION**

Before you proceed to update the BIOS you need to make absolutely sure that you have the right BIOS file which was issued for the exact board and exact board revision that you wish to update. If you try to update the BIOS using the wrong file the board will not start up again.


# 7 Mechanical Drawing

## 7.1 PCB: Mounting Holes

A true dimensioned drawing can be found in the PC/104 specification.

**i** **NOTE**


All dimensions are in mil (1 mil = 0,0254 mm)



### 7.2 PCB: Pin 1 Dimensions

**i** **NOTE**


All dimensions are in mil (1 mil = 0,0254 mm)



### 7.3 PCB: Heat Sink

**i** **NOTE**

All dimensions are in mil (1 mil = 0,0254 mm)




### 7.4 Heat Spreader: Chassis Mount

The figure below includes all hole spacing for each heat spreader available and can be used to aid in mating the heat spreader to a bulkhead or chassis.

**i** **NOTE**

Dimensions are in inch (1 in = 2.54cm; 1 mil = 0.0254 mm)



## 8 Technical Data

### 8.1 Electrical Data

#### Power Supply:

Board:	5 Volt +/- 5%
RTC:	>= 3 Volt

#### Electric Power Consumption:

Board:	2,6A idle, 4.1A full (Celeron M 440, 25°C)
RTC:	<= 10μA

### 8.2 Environmental Conditions

#### Temperature Range:

Operating:	-25°C to +70°C (using approved thermal solution) -40°C up to +85°C (when pre-screened for use with an approved thermal solution)
Storage:	-40°C up to +85°C
Shipping:	-40°C up to +85°C, for packaged boards

#### Temperature Changes:

Operating:	0.5°C per minute, 7.5°C per 30 minutes
Storage:	1.0°C per minute
Shipping:	1.0°C per minute, for packaged boards

#### Relative Humidity:

Operating:	5% up to 85% (non condensing)
Storage:	5% up to 95% (non condensing)
Shipping:	5% up to 100% (non condensing), for packaged boards

#### Shock:

Operating:	150m/s <sup>2</sup> , 6ms
Storage:	400m/s <sup>2</sup> , 6ms
Shipping:	400m/s <sup>2</sup> , 6ms, for packaged boards

#### Vibration:

Operating:	10 up to 58Hz, 0.075mm amplitude 58 up to 500Hz, 10m/s <sup>2</sup>
Storage:	5 up to 9Hz, 3.5mm amplitude 9 up to 500Hz, 10m/s <sup>2</sup>
Shipping:	5 up to 9Hz, 3.5mm amplitude 9 up to 500Hz, 10m/s <sup>2</sup> , for packaged boards



### CAUTION

Shock and vibration figures pertain to the motherboard alone and do not include additional components such as heat sinks, memory modules, cables etc.

## 8.3 Thermal Specifications

The board is specified to operate in an environmental temperature range from  $-25^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$  when using an approved thermal solution, and an extended temperature range of  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  when pre-screened for use with an approved thermal solution.

Maximum die temperature is  $100^{\circ}\text{C}$ . To keep the processor under this threshold an appropriate cooling solution needs to be applied. This solution has to take typical and maximum power consumption into account. The maximum power consumption may be twice as high and should be used as a basis for the cooling concept. Additional controllers may also affect the cooling concept. The power consumption of such components may be comparable to the consumption of the processor.

The board design includes thermal solution mounting points that will provide the best possible thermal interface between die and solution. Since we take thermal solutions seriously we have several advanced, aggressive cooling solutions in our product portfolio. Please contact your sales representative to order or discuss your thermal solution needs.



### **CAUTION**

The end customer has the responsibility to ensure that the die temperature of the processor does not exceed  $100^{\circ}\text{C}$ . Permanent overheating may destroy the board!

In case the temperature exceeds  $100^{\circ}\text{C}$  the environmental temperature must be reduced. Under certain circumstances sufficient air circulation must be provided.



### **CAUTION**

The ADL945PC includes circuitry that will notify an intelligent power supply to shut down if the processor reaches a critical temperature. This is achieved by deasserting the (low-active) PS\_ON# signal found on the SM-Bus connector. When PS\_ON# is no longer pulled low, an intelligent power supply would take this as a signal to shut down power. For this to work, PS\_ON# must be connected to the power supply's PS\_ON input. If PS\_ON# is not otherwise connected, the ADL945PC can be damaged beyond repair if a thermal shutdown event occurs. In rare instances, if power is not shut down, the board will continue to heat up until failure occurs.

## I Annex: Post-Codes

Code	Description
01h	The Xgroup-program code is written in the random access memory from address 1000:0 onwards.
03h	Initialise Variable/Routine "Superio_Early_Init".
05h	1. Cancel display 2. Cancel CMOS error flag
07h	1. Cancel 8042 (keyboard controller) Interface Register 2. Initialising and self testing of 8042 (keyboard controller)
08h	1. Test of special keyboard controllers (Winbond 977 super I/O Chip-series). 2. Enabling of the keyboard-interface register
0Ah	1. Disabling of the PS/2 mouse interface (optional). 2. Auto-detection of the connectors for Keyboard and mouse, optional: swap of PS/2 mouse ports and PS/2 interfaces.
0Eh	Test of the F000h-memory segment (Read/Write ability). In case of an error a signal will come out of the loud speakers.
10h	Auto-detection of the flash-rom-type and loading of the suitable Read/Write program into the run time memory segment F000 (it is required for ESCD-data & the DMI-pool-support).
12h	Interface-test of the CMOS RAM-logic (walking 1's"-algorithm). Setting of the power status of the real-time-clock (RTC), afterwards test of register overflow.
14h	Initialising of the chip-set with default values. They can be modified through a software (MODBIN) by the OEM-customer.
16h	Initialise Variable/Routine "Early_Init_Onboard_Generator".
18h	CPU auto-detection (manufacturer, SMI type (Cyrix or Intel), CPU-class (586 or 686)).
1Bh	Initialising if the interrupt pointer table. If nothing else is pretended, the hardware interrupts will point on "SPURIOUS_INT_HDLR and the software interrupts will point on SPURIOUS_soft_HDLR.
1Dh	Initialise Variable/Routine EARLY_PM_INIT.
1Fh	Load the keyboard table (Notebooks)
21h	Initialising of the hardware power management (HPM) (Notebooks)
23h	1. Test the validity of the RTC-values (Example: "5Ah" is an invalid value for an RTC-minute). 2. Load the CMOS-values into the BIOS Stack. Default-values are loaded if CMOS-checksum errors occur. 3. Preparing of the BIOS 'resource map' for the PCI & plug and play configuration. If ESCD is valid, take into consideration the ESCD's legacy information. 4. Initialise the onboard clock generator. Clock circuit at non-used PCI- and DIMM slots. 5. First initialising of PCI-devices: assign PCI-bus numbers - alot memory- & I/O resources - search for functional VGA-controllers and VGA-BIOS and copy the latter into memory segment C000:0 (Video ROM Shadow).
27h	Initialise cache memory for INT 09
29h	1. Program the CPU (internal MTRR at P6 and PII) for the first memory address range (0-640K). 2. Initialising of the APIC at CPUs of the Pentium-class. 3. Program the chip-set according to the settings of the CMOS-set-up (Example: Onboard IDE-controller). 4. Measuring of the CPU clock speed. 5. Initialise the video BIOS.
2Dh	1. Initialise the "Multi-Language"-function of the BIOS 2. Soft copy, e.g. Award-Logo, CPU-type and CPU clock speed...
33h	Keyboard-reset (except super I/O chips of the Winbond 977 series)
3Ch	Test the 8254 (timer device)
3Eh	Test the interrupt Mask bits of IRQ-channel 1 of the interrupt controller 8259.
40h	Test the interrupt Mask bits of IRQ-channel 2 of the interrupt controller 8259
43h	Testing the function of the interrupt controller (8259).
47h	Initialise EISA slot (if existent).

Code	Description
49h	1. Determination of the entire memory size by revising the last 32-Bit double word of each 64k memory segment. 2. Program "write allocation" at AMD K5-CPU's.
4Eh	1. Program MTRR at M1 CPU's 2. Initialise level 2-cache at CPU's of the class P6 and set the "cacheable range" of the random access memory. 3. Initialise APIC at CPU's of the class P6. 4. Only for multiprocessor systems (MP platform): Setting of the "cacheable range" on the respective smallest value (for the case of non-identical values).
50h	Initialise USB interface
52h	Testing of the entire random access memory and deleting of the extended memory (put on "0")
55h	Only for multi processor systems (MP platform): Indicate the number of CPU's.
57h	1. Indicate the plug and play logo 2. First ISA plug and play initialising – CSN-assignment for each identified ISA plug and play device.
59h	Initialise TrendMicro anti virus program code.
5Bh	(Optional:) Indication of the possibility to start AWDFLASH.EXE (Flash ROM programming) from the hard disk.
5Dh	1. Initialise Variable/Routine Init_Onboard_Super_IO. 2. Initialise Variable/Routine Init_Onboard_AUDIO.
60h	Release for starting the CMOS set-up (this means that before this step of POST, users are not able to access the BIOS set-up).
65h	Initialising of the PS/2 mouse.
67h	Information concerning the size of random access memory for function call (INT 15h with AX-Reg. = E820h).
69h	Enable level 2 cache
6Bh	Programming of the chip set register according to the BIOS set-up and auto-detection table.
6Dh	1. Assignment of resources for all ISA plug and play devices. 2. Assignment of the port address for onboard COM-ports (only if an automatic junction has been defined in the setup).
6Fh	1. Initialising of the floppy controller 2. Programming of all relevant registers and variables (floppy and floppy controller).
73h	Optional feature: Call of AWDFLASH.EXE if: - the AWDFLASH program was found on a disk in the floppy drive. - the shortcut ALT+F2 was pressed.
75h	Detection and installation of the IDE drives: HDD, LS120, ZIP, CDROM...
77h	Detection of parallel and serial ports.
7Ah	Co-processor is detected and enabled.
7Fh	1. Switch over to the text mode, the logo output is supported. - Indication of possibly emerged errors. Waiting for keyboard entry. - No errors emerged, respective F1 key was pressed (continue): Deleting of the EPA- or own logo.
82h	1. Call the pointer to the "chip set power management". 2. Load the text font of the EPA-logo (not if a complete picture is displayed) 3. If a password is set, it is asked here.
83h	Saving of the data in the stack, back to CMOS.
84h	Initialising of ISA plug and play boot drives (also Boot-ROMs)
85h	1. Final initialising of the USB-host. 2. At network PC's (Boot-ROM): Construction of a SYSID structure table 3. Backspace the scope presentation into the text mode 4. Initialise the ACPI table (top of memory). 5. Initialise and link ROMs on ISA cards 6. Assignment of PCI-IRQs 7. Initialising of the advanced power management (APM) 8. Set back the IRQ-register.

Annex: Post-Codes

Code	Description
93h	Reading in of the hard disk boot sector for the inspection through the internal anti virus program (trend anti virus code)
94h	<ol style="list-style-type: none"> <li>1. Enabling of level 2 cache</li> <li>2. Setting of the clock speed during the boot process</li> <li>3. Final initialising of the chip set.</li> <li>4. Final initialising of the power management.</li> <li>5. Erase the onscreen and display the overview table (rectangular box).</li> <li>6. Program "write allocation" at K6 CPUs (AMD)</li> <li>7. Program "write combining" at P6 CPUs (INTEL)</li> </ol>
95h	<ol style="list-style-type: none"> <li>1. Program the changeover of summer-and winter-time</li> <li>2. Update settings of keyboard-LED and keyboard repeat rates</li> </ol>
96h	<ol style="list-style-type: none"> <li>1. Multi processor system: generate MP-table</li> <li>2. Generate and update ESCD-table</li> <li>3. Correct century settings in the CMOS (20xx or 19xx)</li> <li>4. Synchronise the DOS-system timer with CMOS-time</li> <li>5. Generate an MSIRQ-Routing table..</li> </ol>
C0h	Chip set initialising: <ul style="list-style-type: none"> <li>- Cut off shadow RAM</li> <li>- Cut off L2 cache (apron 7 or older)</li> <li>- Initialise chip set register</li> </ul>
C1h	Memory detection: Auto detection of DRAM size, type and error correction (ECC or none) Auto detection of L2 cache size (apron 7 or older)
C3h	Unpacking of the packed BIOS program codes into the random access memory.
C5h	Copying of the BIOS program code into the shadow RAM (segments E000 & F000) via chipset hook.
CFh	Testing of the CMOS read/write functionality
FFh	Boot trial over boot-loader-routine (software-interrupt INT 19h)

## II Annex: Resources

### A IO Range

The used resources depend on setup settings.

The given values are ranges, which are fixed by AT compatibility. Other IO ranges are used, which are dynamically adjusted by Plug & Play BIOS while booting.

Address	Function
0-FF	Reserved IO area of the board
170-17F	IDE2
1F0-1F7	IDE1
278-27F	LPT2
2E8-2EF	COM4
2F8-2FF	COM2
370-377	FDC2
378-37F	LPT1
3BC-3BF	LPT3
3E8-3EF	COM3
3F0-3F7	FDC1
3F8-3FF	COM1

### B Memory Range

The used resources depend on setup settings.

If the entire range is clogged through option ROMs, these functions do not work anymore.

Address	Function
A0000-BFFFF	VGA RAM
C0000-CFFFF	VGA BIOS
D0000-DFFFF	AHCI BIOS / RAID / PXE (if available)
E0000-EFFFF	System BIOS while booting
F0000-FFFFF	System BIOS

### C Interrupt

The used resources depend on setup settings.

The listed interrupts and their use are given through AT compatibility.

If interrupts must exclusively be available on the ISA side, they have to be reserved through the BIOS setup. The exclusivity is not given and not possible on the PCI side.

Address	Function
IRQ0	Timer
IRQ1	PS/2 Keyboard
IRQ2 (9)	(COM3)
IRQ3	COM1
IRQ4	COM2
IRQ5	(COM4)
IRQ6	FDC
IRQ7	LPT1
IRQ8	RTC
IRQ9	
IRQ10	
IRQ11	
IRQ12	PS/2 Mouse

Address	Function
IRQ13	FPU
IRQ14	IDE Primary
IRQ15	(IDE Secondary)

## D PCI Devices

All listed PCI devices exist on the board. Some PCI devices or functions of devices may be disabled in the BIOS setup. Once a device is disabled other devices may get PCI bus numbers different from the ones listed in the table.

AD	INTA	REQ	PCI	Dev.	Fkt.	Controller / Slot
16	-	-	0	0	0	Host Bridge (GMCH) ID27A0
18	A	-	0	2	0	VGA Graphics (GMCH) ID27A2
12	(A)	-	0	28	0	PCI Express Port 1 (ICH)
12	(B)	-	0	28	1	PCI Express Port 2 (ICH)
12	(C)	-	0	28	2	PCI Express Port 3 (ICH)
12	(D)	-	0	28	3	PCI Express Port 4 (ICH)
12	(A)	-	0	28	4	PCI Express Port 5 (ICH)
12	(B)	-	0	28	5	PCI Express Port 6 (ICH)
13	(A)	-	0	29	0	USB UHCI Controller #1 (ICH) ID27C8
13	(B)	-	0	29	1	USB UHCI Controller #2 (ICH) ID27C9
13	(C)	-	0	29	2	USB UHCI Controller #3 (ICH) ID27CA
13	(D)	-	0	29	3	USB UHCI Controller #4 (ICH) ID27CB
13	(A)	-	0	29	7	USB 2.0 EHCI Controller (ICH) ID27CC
14	-	-	0	30	0	PCI-to-PCI Bridge (ICH) ID244E
14	(A)	-	0	30	2	AC '97 Audio Controller (ICH) ID27DE
14	(B)	-	0	30	3	AC '97 Modem Controller (ICH)
15	-	-	0	31	0	LPC Controller (ICH) ID27B8
15	(A)	-	0	31	1	IDE Controller (ICH) ID27DF
15	(B)	-	0	31	2	SATA Controller (ICH)
15	(B)	-	0	31	3	SMBus Controller (ICH) ID27DA
20	A	0	m	4		External Slot 1
21	B	1	m	5		External Slot 2
22	C	2	m	6		External Slot 3
23	D	3	m	7		External Slot 4
24	(E)	-	n	8	0	LAN Intel 82562GZ (ICH) ID27DC

## E SMB Devices

The following table contains all reserved SM-Bus device addresses in 8-bit notation. Note that external devices must not use any of these addresses even if the component mentioned in the table is not present on the motherboard.

Address	Function
10-11	Standard slave address
40-41	GPIO
60-61	BIOS internal
70-73	POST code output
88-89	BIOS-defined slave address
A0-A1	DIMM 1
A2-A3	DIMM 2
A4-AF	BIOS internal
B0-BF	BIOS internal
D2-D3	Clock